```
1
    `timescale 1ns / 1ps
    2
    // Class: CECS 361
 3
                                                                11
                                                                //
    // Project: Project1-Cecs361
 4
 5
    //
                                                                //
                                                                11
 6
    // File name: <aiso.v>
 7
    // Abstract: Support timing constraints that are violated.
                                                                //
    // Created by
 8
                  <Alina Suon> on <09-18-18>.
 9
    // Copyright © 2018 <Alina Suon>. All rights reserved.
                                                                //
    //
10
    //
                                                                             11
11
    // In submitting this file for class work at CSULB
                                                                11
12
    // I am confirming that this is my work and the work
                                                                //
13
    // of no one else. In submitting this code I acknowledge that
                                                                //
    // plagiarism in student project work is subject to dismissal.
14
    // from the class
1.5
    //********************//
16
17
18
    module aiso(clk,rst, rst sync);
19
     input clk, rst;
20
       output rst sync;
       wire rst sync;
21
       reg f1, f2;
22
23
24
       always @ (posedge clk, posedge rst)
25
         begin
         if (rst)
26
27
            \{f1, f2\} \le 2'B00;
28
          else
29
            \{f1, f2\} \leftarrow \{1'b1, f1\};
30
         end
31
       assign rst sync = !f2;
32
    endmodule
33
```