```
1
    `timescale 1ns / 1ps
    2
    //
                                                            11
 3
    // Class: CECS 360
                                                            //
 4
                                                            11
 5
    // Project name: Project1 CECS360
    // File name: AISO.v
                                                            11
 6
7
    //
                                                            //
    // Created by Umar Khan on 09/16/2017
8
9
    //
                                                            11
10
    // Abstract: Helps with the violation of timing constraints.
                                                           //
    //
11
    //***********************//
12
13
14
  module AISO(clk,reset, R Sync);
15
16
      input clk, reset;
17
      output R Sync;
      wire R sync;
18
19
      reg F1, F2;
20
21
      always @ (posedge clk, posedge reset) begin
22
23
        if (reset)
24
           \{F1,F2\} <= 2'B00;
25
         else
           \{F1,F2\} \le \{1'b1,F1\};
26
27
         end
28
29
        assign R Sync = !F2;
30
31
   endmodule
32
```