```
1
    `timescale 1ns / 1ps
    //******
2
3
    //
                                                                  11
    //
                                                                  //
4
      Class: CECS 360
    // Project name: Project1 CECS360
                                                                  //
5
6
    // File name: led controller.v
7
    //
                                                                  //
8
    //
      Created by Umar Khan 09/19/2017
                                                                  //
9
    //
      Abstract:
                                                                  //
    //
                                                                  //
10
            This shift module uses clk as an input. At every posedge clk, the
    //
            Moore state machine will increment states regardless of the clk
                                                                  11
11
12
    //
            value (which will always be 1). Every state will output the
                                                                  11
13
    //
            corresponding analog pins {a7,a6,a5,a4,a3,a2,a1,a0} as well as
                                                                  11
14
    //
            the present state {seg sel}. For example the present state 000
                                                                  //
    //
                                                                  //
15
            will turn on the rightmost segment display, as well as selecting
           the correct value to display. This moore state machine will
                                                                  //
16
    //
17
    //
            activate one pixel at a time from the rightmost display to the
                                                                  //
    //
                                                                  //
18
            leftmost display and then return to the rightmost display. This
19
    //
            will cycle indefinately.
                                                                  11
20
    //
                                                                  //
    //************************//
21
22
23
2.4
25
    module led controller(clk, reset, a, seq sel);
26
      input
                       clk, reset;
2.7
                  [7:0] a;
      output req
28
      output reg
                  [2:0] seq sel;
29
30
31
    //
32
                              state register and
    //
33
                             next state variables
34
    35
                           //present state
                  [2:0] Q;
36
                  [2:0] D;
                            //next state
      reg
37
38
    Next State Combinational Logic
39
        (next state values can change anytime but will only be "clocked" below)
40
    //
    41
42
      always @(Q) begin
43
        case(0)
44
           3'b000:
                    D = 3'b001;
45
           3'b001:
                    D = 3'b010;
                    D = 3'b011;
46
           3'b010:
47
           3'b011:
                    D = 3'b100;
                    D = 3'b101;
48
           3'b100:
49
           3'b101:
                    D = 3'b110;
50
           3'b110:
                    D = 3'b111;
51
           3'b111:
                    D = 3'b000;
52
           default
                    D = 3'b000;
53
        endcase
54
      end
55
    56
57
                      State Register Logic (Sequential Logic)
    //
```

```
58
   59
      always @ (posedge clk, posedge reset) begin
60
        if(reset == 1'b1)
          Q \le 3'b000;
61
62
        else
          Q \ll D;
63
64
      end
65
   66
67
   //
                           Output Combinational Logic
   //
68
               (outputs will only change when present state changes)
69
   70
      always @(Q) begin
71
        case(Q)
72
                    {a, seq sel} = 11'b01111111 000;
          3'b000:
                    {a, seq_sel} = 11'b10111111 001;
          3'b001:
73
          3'b010:
                    \{a, seq sel\} = 11'b11011111 010;
74
75
                    {a, seq sel} = 11'b11101111 011;
          3'b011:
76
          3'b100:
                    {a, seq_sel} = 11'b11110111 100;
77
                    {a, seq sel} = 11'b11111011 101;
          3'b101:
78
                    \{a, seq sel\} = 11'b11111101 110;
          3'b110:
79
                    {a, seq sel} = 11'b11111110 111;
          3'b111:
80
          default:
                    {a, seq sel} = 11'b11111111 000;
81
        endcase
82
      end
83
84
85
   endmodule
86
```