```
1
    `timescale 1ns / 1ps
    3
    // Class: CECS 361
                                                                11
    // Project: Project1-Cecs361
                                                                //
 4
    //
 5
                                                                //
 6
    // File name: <adMux.v>
                                                                //
 7
    // Abstract: An 8 to 1 mux that has a select of 3 bits.
                                                                11
 8
    // Created by
                  <Alina Suon> on <09-18-18>.
    // Copyright © 2018 <Alina Suon>. All rights reserved.
 9
                                                                //
    //
10
    //
                                                                            //
11
    // In submitting this file for class work at CSULB
                                                                11
12
    // I am confirming that this is my work and the work
                                                                //
13
    \ensuremath{//} of no one else. In submitting this code I acknowledge that
                                                                //
    // plagiarism in student project work is subject to dismissal.
14
                                                                //
    // from the class
1.5
                                                                //
    16
17
    module adMux(seqSel, d0, d1, d2, d3, d4, d5, d6, d7, y);
18
       input [2:0] seqSel;
19
       input [15:12] d0;
20
      input [11:8] d1;
21
       input [7:4]
                   d2;
22
       input [3:0] d3;
23
       input [15:12] d4;
       input [11:8] d5;
24
25
       input [7:4]
26
      input [3:0]
                   d7;
27
      output[3:0] y;
                         //y = output to the hex7seq
28
       reg [3:0]
                   у;
29
30
       always @(*) begin
31
         case(seqSel)
32
            3'b000: y = d0;
33
            3'b001: y = d1;
34
            3'b010: y = d2;
35
            3'b011: y = d3;
            3'b100: y = d4;
36
37
            3'b101: y = d5;
38
            3'b110: y = d6;
39
            3'b111: y = d7;
40
         endcase
       end
41
42
    endmodule
43
```