```
1
     `timescale 1ns / 1ps
    //***********************//
 3
    // Class: CECS 360
                                                                   11
    // Project name: Project1 CECS360
                                                                   //
 4
 5
    // File name: Debounce.v
                                                                   11
 6
    //
                                                                   //
 7
    // Created by Umar Khan on 09/16/2017
                                                                   //
 8
    //
    //
 9
                                                                   //
    // Abstract: Stabilizes the output instead of showing too many
                                                                   //
10
    // transitions.
                                                                   11
11
12
    // Reference to Pong Chu's Debounce
                                                                   //
1.3
                                                                   11
    14
    module Debounce(clk, reset, sw, db);
15
16
17
    input wire clk, reset;
18
    input wire sw;
19
    output reg db;
20
21
    // symbolic state declaration
22
    pulse maker pulse maker(clk, reset, pulse);
23
                    P1 (clk, reset, pulse);
24
    //Pulse Maker
25
       localparam [2:0]
                     = 3'b000,
26
                zero
27
               wait1 1 = 3'b001,
28
                wait1 2 = 3'b010,
29
                wait1 3 = 3'b011,
30
                one = 3'b100,
                wait0 1 = 3'b101,
31
                wait0 2 = 3'b110,
32
33
                wait0 3 = 3'b111;
34
35
    // number of counter bits (2"N * 20ns = 10ms tick)
36
37
     localparam N = 20;
38
    // signal declaration
39
40
41
          reg [N-1:0] q reg;
42
          wire [N-1: 0] q next;
43
          wire pulse;
44
          reg [2:0] state reg , state next ;
45
46
    // body
47
    // counter to generate 10 ms tick
48
49
       always @ (posedge clk, posedge reset)
50
          if (reset)
51
             q reg <= 0;
52
          else
53
             q reg <= q next;
54
55
    // next-state logic
56
57
       assign q next = q reg + 1;
```

```
58
 59
      // output tick
 60
         assign pulse = (q reg==0) ? 1'b1 : 1'b0;
 61
 62
 63
      // debouncing FSM
      // state register
 64
 65
         always @ ( posedge clk , posedge reset)
 66
 67
             if (reset)
 68
                state reg <= zero;</pre>
 69
            else
 70
                state reg <= state next ;</pre>
 71
         // next-state logic and output logic
 72
 73
 74
         always @*
 75
            begin
 76
                state next = state reg; // default state: the same
 77
                db = 1'b0; // default output: 0
 78
         case (state reg)
 79
      zero :
 80
 81
            if (sw)
 82
               state next = wait1 1 ;
               wait1 1 :
 83
 84
             if (~sw)
 85
                state next = zero;
 86
            else
 87
 88
            if (pulse)
               state next = wait1 2 ;
 89
      wait1 2 :
 90
 91
            if (\sim sw)
 92
               state next = zero;
 93
             else
 94
            if (pulse)
 95
               state next = wait1 3;
 96
      wait1 3 :
 97
             if (~sw)
 98
                state next = zero;
 99
            else
            if (pulse)
100
101
                state next = one;
102
     one :
103
            begin
104
               db = 1'b1;
105
             if (~sw)
106
                state next = wait0 1;
107
            end
      wait0 1 :
108
109
            begin
110
               db = 1'b1;
111
            if (sw)
112
                state next = one;
113
            else
114
            if (pulse)
```

```
115
             state_next = wait0_2;
116
117 wait0 2 :
118
           begin
119
             db = 1'b1;
           if (sw)
120
121
             state next = one;
122
           else
123
           if (pulse)
124
             state_next = wait0_3;
125
126 wait0_3 :
127
          begin
128
             db = 1'b1;
129
           if (sw)
130
             state next = one;
131
           else
132
           if (pulse)
133
             state next = zero;
134
           end
135
136
           default : state next = zero;
137
138
          endcase
139
140
       end
141
142 endmodule
```