```
1
    `timescale 1ns / 1ps
    2
    // Class: CECS 361
 3
                                                                   11
                                                                   //
    // Project: Project1-Cecs361
 4
 5
    //
                                                                   //
                                                                   11
 6
    // File name: <PED.v>
 7
    // Abstract: This module will detect the positive edge of the
                                                                   11
 8
    //
                  clock specifically as an output. The output
                                                                   11
 9
    //
                  can only change on the positive edge dectect.
                                                                  //
    // Created by \langle Alina Suon \rangle on \langle 09-18-18 \rangle.
                                                                   //
10
    // Copyright © 2018 <Alina Suon>. All rights reserved.
                                                                   11
11
12
    //
                                                                                11
    //
13
    // In submitting this file for class work at CSULB
                                                                   11
    \ensuremath{//} I am confirming that this is my work and the work
                                                                   11
14
15
    // of no one else. In submitting this code I acknowledge that
                                                                   11
    // plagiarism in student project work is subject to dismissal.
16
                                                                  //
17
    // from the class
                                                                   11
    //**********************//
18
19
    module PED(clk, rst, d, PED);
              clk, rst, d;
20
      input
21
       output PED;
22
       wire
              PED;
23
       reg
              f1;
24
       always @ (posedge clk, posedge rst)
25
26
       begin
27
          if (rst)
28
            f1 <= 1'b00;
29
          else
30
            f1 <= d;
31
       end
       assign PED = {~f1 & d};
32
33
    endmodule
34
35
```