```
//***********************//
     // Class: CECS 361
                                                                  //
 3
    // Project: Project1-Cecs361
                                                                  //
     //
                                                                  11
 4
     // File name: <toplevel ucf.ucf>
 5
                                                                  //
     // Abstract: UCF FILE
                                                                  //
 7
     // Created by <Alina Suon> on <09-18-18>.
                                                                  //
     // Copyright © 2018 <Alina Suon>. All rights reserved.
 8
     //
 9
     //
                                                                               //
     // In submitting this file for class work at CSULB
                                                                  //
10
11 // I am confirming that this is my work and the work
12 // of no one else. In submitting this code I acknowledge that
                                                                  //
13
     // plagiarism in student project work is subject to dismissal.
                                                                  //
     // from the class
14
     1.5
16
17
    ## This file is a general .ucf for the Nexys4 DDR Rev C board
    ## To use it in a project:
18
19 ## - uncomment the lines corresponding to used pins
20 ## - rename the used signals according to the project
21
22
    ## Clock signal
   NET "clk" LOC = "E3" | IOSTANDARD = "LVCMOS33";
23
                                                              \#Bank = 35, Pin name =
     #IO L12P T1 MRCC 35, Sch name = clk100mhz
    #NET "clk100mhz" TNM NET = sys clk pin;
24
25
     #TIMESPEC TS sys clk pin = PERIOD sys clk pin 100 MHz HIGH 50%;
26
27
28
    ## Switches
45
46
47
    ## Buttons
   #NET "cpu resetn" LOC=C12 | IOSTANDARD=LVCMOS33; #IO L3P T0 DQS AD1P 15
48
49
                   LOC=N17 | IOSTANDARD=LVCMOS33; #IO_L9P_T1_DQS_14
LOC=P18 | IOSTANDARD=LVCMOS33; #IO_L9N_T1_DQS_D13_14
   NET "rst"
50
51 NET "inc"
52 #NET "btn1" LOC=P17 | IOSTANDARD=LVCMOS33; #IO_L12P_T1_MRCC_14
53 #NET "btnr" LOC=M17 | IOSTANDARD=LVCMOS33; #IO_L10N_T1_D15_14
54 #NET "btnu" LOC=M18 | IOSTANDARD=LVCMOS33; #IO_L4N_T0_D05_14
55
```

```
56
 57
    ## LEDs
                            LOC=H17 | IOSTANDARD=LVCMOS33; #IO L18P T2 A24 15
 58 #NET "led<0>"
 59 #NET "led<1>"
                            LOC=K15 | IOSTANDARD=LVCMOS33; #IO L24P T3 RS1 15
 60 #NET "led<2>"
                           LOC=J13 | IOSTANDARD=LVCMOS33; #IO L17N T2 A25 15
 61 #NET "led<3>"
                           LOC=N14 | IOSTANDARD=LVCMOS33; #IO L8P T1 D11 14
    #NET "led<4>"
                           LOC=R18 | IOSTANDARD=LVCMOS33; #IO L7P T1 D09 14
 62
 6.3
    #NET "led<5>"
                           LOC=V17 | IOSTANDARD=LVCMOS33; #IO L18N T2 A11 D27 14
    #NET "led<6>"
                           LOC=U17 | IOSTANDARD=LVCMOS33; #IO L17P T2 A14 D30 14
 64
 65 #NET "led<7>"
                           LOC=U16 | IOSTANDARD=LVCMOS33; #IO L18P T2 A12 D28 14
 66 #NET "led<8>"
                           LOC=V16 | IOSTANDARD=LVCMOS33; #IO L16N T2 A15 D31 14
    #NET "led<9>"
 67
                           LOC=T15 | IOSTANDARD=LVCMOS33; #IO L14N T2 SRCC 14
 68 #NET "led<10>"
                           LOC=U14 | IOSTANDARD=LVCMOS33; #IO L22P T3 A05 D21 14
 69 #NET "led<11>"
                           LOC=T16 | IOSTANDARD=LVCMOS33; #IO L15N T2 DQS DOUT CSO B 14
    #NET "led<12>"
                           LOC=V15 | IOSTANDARD=LVCMOS33; #IO L16P T2 CSI B 14
 70
     #NET "led<13>"
 71
 72 #NET "led<14>"
                           LOC=V11 | IOSTANDARD=LVCMOS33; #IO L21N T3 DQS A06 D22 14
 73
 74
 75
 76 ##LEDs RGB
    #NET "led16 b"
 77
                           LOC=R12 | IOSTANDARD=LVCMOS33; #IO L5P T0 D06 14
 78
    #NET "led16 g"
                           LOC=M16 | IOSTANDARD=LVCMOS33; #IO L10P T1 D14 14
                          LOC=N15 | IOSTANDARD=LVCMOS33; #IO_L11P_T1_SRCC_14
LOC=G14 | IOSTANDARD=LVCMOS33; #IO_L15N_T2_DQS_ADV_B_15
LOC=R11 | IOSTANDARD=LVCMOS33; #IO_0_14
 79
    #NET "led16 r"
    #NET "led17 b"
 8.0
     #NET "led17 g"
 81
     #NET "led17 r"
                           LOC=N16 | IOSTANDARD=LVCMOS33; #IO L11N T1 SRCC 14
 82
 83
 84
 85
     ## 7 segment display
     NET "a"
               LOC=T10 | IOSTANDARD=LVCMOS33; #IO L24N T3 A00 D16 14
 86
     NET "b"
                         LOC=R10 | IOSTANDARD=LVCMOS33; #IO 25 14
 87
    NET "c"
 88
                        LOC=K16 | IOSTANDARD=LVCMOS33; #IO 25 15
     NET "d"
 89
                        LOC=K13 | IOSTANDARD=LVCMOS33; #IO L17P T2 A26 15
 90 NET "e"
                        LOC=P15 | IOSTANDARD=LVCMOS33; #IO L13P T2 MRCC 14
 91 NET "f"
                        LOC=T11 | IOSTANDARD=LVCMOS33; #IO L19P T3 A10 D26 14
     NET "a"
                         LOC=L18 | IOSTANDARD=LVCMOS33; #IO L4P T0 D04 14
 92
                          LOC=H15 | IOSTANDARD=LVCMOS33; #IO L19N T3 A21 VREF 15
 93
     #NET "dp"
 94
 95 NET "anode<0>"
                             LOC=J17 | IOSTANDARD=LVCMOS33; #IO L23P T3 FOE B 15
     NET "anode<1>"
                             LOC=J18 | IOSTANDARD=LVCMOS33; #IO L23N T3 FWE B 15
 96
                             LOC=T9 | IOSTANDARD=LVCMOS33; #IO L24P T3 A01 D17 14
 97 NET "anode<2>"
 98 NET "anode<3>"
                             LOC=J14 | IOSTANDARD=LVCMOS33; #IO L19P T3 A22 15
                            LOC=P14 | IOSTANDARD=LVCMOS33; #IO_L8N_T1_D12_14
LOC=T14 | IOSTANDARD=LVCMOS33; #IO_L14P_T2_SRCC_14
     NET "anode<4>"
 99
100
    NET "anode<5>"
    NET "anode<6>"
101
                            LOC=K2 | IOSTANDARD=LVCMOS33; #IO L23P T3 35
     NET "anode<7>" LOC=U13 | IOSTANDARD=LVCMOS33; #IO L23N T3 A02 D18 14
102
103
104
105
     ## Pmod Header JA
    #NET "ja<1>"
                            LOC=C17 | IOSTANDARD=LVCMOS33; #IO L20N T3 A19 15
106
    #NET "ja<2>"
                           LOC=D18 | IOSTANDARD=LVCMOS33; #IO L21N T3 DQS A18 15
107
108 #NET "ja<3>"
                          LOC=E18 | IOSTANDARD=LVCMOS33; #IO L21P T3 DQS 15
                          LOC=G17 | IOSTANDARD=LVCMOS33; #IO_L18N_T2_A23_15
LOC=D17 | IOSTANDARD=LVCMOS33; #IO_L16N_T2_A27_15
LOC=E17 | IOSTANDARD=LVCMOS33; #IO_L16P_T2_A28_15
109 #NET "ja<4>"
110 #NET "ja<7>"
111 #NET "ja<8>"
112 #NET "ja<9>"
                           LOC=F18 | IOSTANDARD=LVCMOS33; #IO L22N T3 A16 15
```

```
113 #NET "ja<10>" LOC=G18 | IOSTANDARD=LVCMOS33; #IO L22P T3 A17 15
114
115 ## Pmod Header JB
115 ## Fmod header JB

116 #NET "jb<1>" LOC=D14 | IOSTANDARD=LVCMOS33; #IO_L1P_T0_AD0P_15

117 #NET "jb<2>" LOC=F16 | IOSTANDARD=LVCMOS33; #IO_L14N_T2_SRCC_15

118 #NET "jb<3>" LOC=G16 | IOSTANDARD=LVCMOS33; #IO_L13N_T2_MRCC_15

119 #NET "jb<4>" LOC=H14 | IOSTANDARD=LVCMOS33; #IO_L15P_T2_DQS_15

120 #NET "jb<7>" LOC=E16 | IOSTANDARD=LVCMOS33; #IO_L11N_T1_SRCC_15

121 #NET "jb<8>" LOC=F13 | IOSTANDARD=LVCMOS33; #IO_L5P_T0_AD9P_15

122 #NET "jb<9>" LOC=G13 | IOSTANDARD=LVCMOS33; #IO_D15

123 #NET "jb<10>" LOC=H16 | IOSTANDARD=LVCMOS33; #IO_D15

124 #NET "jb<10>" LOC=H16 | IOSTANDARD=LVCMOS33; #IO_D15

125 #NET "jb<10>" LOC=H16 | IOSTANDARD=LVCMOS33; #IO_L13P_T2_MRCC_15
 124
125 ## Pmod Header JC
126 #NET "jc<1>"
                                                          LOC=K1 | IOSTANDARD=LVCMOS33; #IO L23N T3 35
#NET "jc<2>" LOC=F6 | IOSTANDARD=LVCMOS33; #IO_L19N_T3_VREF_35

128 #NET "jc<3>" LOC=J2 | IOSTANDARD=LVCMOS33; #IO_L22N_T3_35

129 #NET "jc<4>" LOC=G6 | IOSTANDARD=LVCMOS33; #IO_L19P_T3_35

130 #NET "jc<7>" LOC=E7 | IOSTANDARD=LVCMOS33; #IO_L6P_T0_35

131 #NET "jc<8>" LOC=J3 | IOSTANDARD=LVCMOS33; #IO_L22P_T3_35

132 #NET "jc<9>" LOC=J4 | IOSTANDARD=LVCMOS33; #IO_L22P_T3_DQS_35

133 #NET "jc<10>" LOC=E6 | IOSTANDARD=LVCMOS33; #IO_L21P_T3_DQS_35
 134
 135 ## Pmod Header JD
145 ##Pmod Header JXADC
154
155
 156 ##VGA Connector
 157 #NET "vga r<0>"
                                                           LOC=A3 | IOSTANDARD=LVCMOS33; #IO L8N T1 AD14N 35
158 #NET "vga_r<1>" LOC=B4 | IOSTANDARD=LVCMOS33; #IO_L7N_T1_AD6N_35
159 #NET "vga_r<2>" LOC=C5 | IOSTANDARD=LVCMOS33; #IO_L1N_T0_AD4N_35
160 #NET "vga_r<3>" LOC=A4 | IOSTANDARD=LVCMOS33; #IO_L8P_T1_AD14P_35
 161
162 #NET "vga_g<0>" LOC=C6 | IOSTANDARD=LVCMOS33; #IO_L1P_T0_AD4P_35
163 #NET "vga_g<1>" LOC=A5 | IOSTANDARD=LVCMOS33; #IO_L3N_T0_DQS_AD5N_35
164 #NET "vga_g<2>" LOC=B6 | IOSTANDARD=LVCMOS33; #IO_L2N_T0_AD12N_35
165 #NET "vga_g<3>" LOC=A6 | IOSTANDARD=LVCMOS33; #IO_L3P_T0_DQS_AD5P_35
166
167 #NET "vga_b<0>" LOC=B7 | IOSTANDARD=LVCMOS33; #IO_L2P_T0_AD12P_35
168 #NET "vga_b<1>" LOC=C7 | IOSTANDARD=LVCMOS33; #IO_L4N_T0_35
169 #NET "vga_b<2>" LOC=D7 | IOSTANDARD=LVCMOS33; #IO_L6N_T0_VREF_35
```

```
170 #NET "vga b<3>" LOC=D8 | IOSTANDARD=LVCMOS33; #IO L4P T0 35
171
172 #NET "vga_hs" LOC=B11 | IOSTANDARD=LVCMOS33; #IO_L4P_T0_15
173 #NET "vga vs" LOC=B12 | IOSTANDARD=LVCMOS33; #IO L3N T0 DQS AD1N 15
174
175
176 ##Micro SD Connector
185
187 ##PWM Audio Amplifier
188 #NET "aud_pwm" LOC=A11 | IOSTANDARD=LVCMOS33; #IO_L4N_T0_15
189 #NET "aud_sd" LOC=D12 | IOSTANDARD=LVCMOS33; #IO_L6P_T0_15
190
191
192 ##Accelerometer
199
200
201 ##Temperature Sensor
206
207
208 ##USB-RS232 Interface
#NET "uart_cts" LOC=D3 | IOSTANDARD=LVCMOS33; #IO_L12N_T1_MRCC_35

#NET "uart_rts" LOC=E5 | IOSTANDARD=LVCMOS33; #IO_L5N_T0_AD13N_35

#NET "uart_rxd_out" LOC=D4 | IOSTANDARD=LVCMOS33; #IO_L11N_T1_SRCC_35

#NET "uart_txd_in" LOC=C4 | IOSTANDARD=LVCMOS33; #IO_L7P_T1_AD6P_35
213
214
215 ##Omnidirectional Microphone
216 #NET "m_clk" LOC=J5 | IOSTANDARD=LVCMOS33; #IO_25_35
217 #NET "m_data" LOC=H5 | IOSTANDARD=LVCMOS33; #IO_L24N_T3_35
218 #NET "m_lrsel" LOC=F5 | IOSTANDARD=LVCMOS33; #IO_0_35
219
220
221 ##USB HID (PS/2)
222 #NET "ps2_clk" LOC=F4 | IOSTANDARD=LVCMOS33; #IO_L13P_T2_MRCC_35
223 #NET "ps2_data" LOC=B2 | IOSTANDARD=LVCMOS33; #IO_L10N_T1_AD15N_35
224
225
226 ##Quad SPI Flash
```

```
227
     #NET "qspi csn"
                          LOC=L13 | IOSTANDARD=LVCMOS33; #IO L6P T0 FCS B 14
228
    #NET "qspi dq<0>"
                           LOC=K17 | IOSTANDARD=LVCMOS33; #IO L1P TO D00 MOSI 14
    #NET "qspi dq<1>"
229
                           LOC=K18 | IOSTANDARD=LVCMOS33; #IO L1N TO D01 DIN 14
     #NET "aspi da<2>"
                          LOC=L14 | IOSTANDARD=LVCMOS33; #IO L2P T0 D02 14
230
     #NET "qspi dq<3>"
                           LOC=M14 | IOSTANDARD=LVCMOS33; #IO L2N T0 D03 14
231
232
233
234
     ##SMSC Ethernet PHY
235 #NET "eth rxd<0>"
                           LOC=C11 | IOSTANDARD=LVCMOS33; #IO L13P T2 MRCC 16
236 #NET "eth rxd<1>"
                           LOC=D10 | IOSTANDARD=LVCMOS33; #IO L19N T3 VREF 16
                           LOC=A10 | IOSTANDARD=LVCMOS33; #IO L14P T2 SRCC 16
    #NET "eth txd<0>"
237
238
    #NET "eth txd<1>"
                          LOC=A8 | IOSTANDARD=LVCMOS33; #IO L12N T1 MRCC 16
239 #NET "eth crsdv"
                          LOC=D9 | IOSTANDARD=LVCMOS33; #IO L6N T0 VREF 16
240
    #NET "eth intn"
                           LOC=B8 | IOSTANDARD=LVCMOS33; #IO L12P T1 MRCC 16
                           LOC=C9 | IOSTANDARD=LVCMOS33; #IO L11P T1 SRCC 16
     #NET "eth mdc"
241
242 #NET "eth mdio"
                          LOC=A9 | IOSTANDARD=LVCMOS33; #IO L14N T2 SRCC 16
243 #NET "eth refclk"
                          LOC=D5 | IOSTANDARD=LVCMOS33; #IO L11P T1 SRCC 35
    #NET "eth rstn"
                          LOC=B3 | IOSTANDARD=LVCMOS33; #IO L10P T1 AD15P 35
244
245 #NET "eth txen"
                          LOC=B9 | IOSTANDARD=LVCMOS33; #IO L11N T1 SRCC 16
246 #NET "eth rxerr"
                          LOC=C10 | IOSTANDARD=LVCMOS33; #IO L13N T2 MRCC 16
```