```
1
     `timescale 1ns / 1ps
    //***********************//
2
3
    // Class: CECS 361
                                                                     //
    // Project: Project1-Cecs361
                                                                      //
 4
    11
5
                                                                      11
 6
    // File name: <ledController.v>
                                                                     //
7
     // Abstract: This module has an input clk because at the posedge //
8
    //
                   of clk, our moore FSM increment to next state
9
    //
                   regardless of the value. The output will be in
                                                                     11
    //
                   relation to the analog pins {a7-a0} and the
                                                                     //
10
    //
                   present state {seqSel}. Pixels are on from right
                                                                     //
11
12
    //
                   to left of the display.
                                                                     //
13
    // Created by \langle Alina Suon \rangle on \langle 09-18-18 \rangle.
                                                                     //
14
    // Copyright © 2018 <Alina Suon>. All rights reserved.
                                                                     11
    //
15
    //
                                                                                   //
                                                                     //
16
    // In submitting this file for class work at CSULB
    // I am confirming that this is my work and the work
                                                                     11
17
18
    // of no one else. In submitting this code I acknowledge that
19
    // plagiarism in student project work is subject to dismissal.
                                                                     //
    // from the class
20
                                                                     //
    //***********************//
21
22
    module ledController(clk, rst, a, seqSel);
23
      input
                            clk, rst;
24
       output reg
                      [7:0] a;
       output req
25
                      [2:0] seqSel;
26
27
    //State register and next state
28
                               //present state
                      [2:0] q;
       reg
29
                      [2:0] d;
       reg
                                   //next state
30
31
    //Next state combinational logic
32
       always @(q) begin
33
          case(q)
34
                         d = 3'b001;
             3'b000:
35
             3'b001:
                         d = 3'b010;
             3'b010:
                         d = 3'b011;
36
37
             3'b011:
                         d = 3'b100;
38
             3'b100:
                         d = 3'b101;
                         d = 3'b110;
39
             3'b101:
40
             3'b110:
                         d = 3'b111;
41
             3'b111:
                         d = 3'b000;
42
             default
                         d = 3'b000;
43
          endcase
44
       end
45
46
    //State register sequential logic
47
       always @ (posedge clk, posedge rst)
48
          begin
49
             if(rst == 1'b1)
50
                q <= 3'b000;
51
             else
52
                q \ll d;
53
          end
54
55
    //Output Combinational Logic
56
       always @(q)
```

${\tt ledController.v}$

```
57
           begin
58
              case (q)
59
                 3'b000:
                              {a, seqSel} = 11'b01111111 000;
                              {a, seqSel} = 11'b10111111 001;
60
                 3'b001:
                              {a, seqSel} = 11'b11011111 010;
61
                 3'b010:
                              {a, seqSel} = 11'b11101111 011;
62
                 3'b011:
63
                 3'b100:
                              {a, seqSel} = 11'b11110111 100;
                              {a, seqSel} = 11'b11111011 101;
64
                 3'b101:
65
                 3'b110:
                              {a, seqSel} = 11'b11111101 110;
66
                 3'b111:
                              {a, seqSel} = 11'b11111110 111;
                              {a, seqSel} = 11'b11111111 000;
67
                 default:
68
              endcase
69
        end
70
     endmodule
71
```