```
1
     `timescale 1ns / 1ps
    //***********************//
 2
 3
    // Class: CECS 361
                                                                     11
    // Project: Project1-Cecs361
                                                                     //
 4
    //
 5
                                                                     //
 6
    // File name: <testbench.v>
                                                                     //
 7
     // Abstract: Test fixture
                                                                     11
    // Created by
 8
                     <Alina Suon> on <09-18-18>.
    // Copyright © 2018 <Alina Suon>. All rights reserved.
 9
                                                                     //
    //
10
     //
                                                                                  //
11
    // In submitting this file for class work at CSULB
                                                                     //
12
    // I am confirming that this is my work and the work
                                                                     11
13
    // of no one else. In submitting this code I acknowledge that
                                                                     //
    // plagiarism in student project work is subject to dismissal.
14
    // from the class
1.5
                                                                     //
    //**********************//
16
17
18
    module testbench;
19
      // Inputs
20
       req clk;
       reg reset;
21
22
       reg inc;
23
       reg uphdnl;
24
       // Outputs
25
       wire [7:0] anode;
26
       wire a;
27
       wire b;
28
       wire c;
29
       wire d;
30
       wire e;
31
       wire f;
32
       wire g;
33
    // Instantiate the Unit Under Test (UUT)
34
        Top Level uut (.clk(clk), .reset(reset), .inc(inc),
35
                      .uphdnl(uphdnl), .anode(anode), .a(a),
36
                      .b(b), .c(c), .d(d), .e(e), .f(f), .g(g);
37
       always #5 clk= ~clk;
38
       initial
39
       begin
40
     // Initialize Inputs
41
          clk = 0;
42
          reset = 1;
          inc = 0;
43
44
          uphdnl = 0;
    // Wait 100 ns for global reset to finish
45
46
          #100 \text{ reset} = 0;
47
     // Add stimulus here
48
          #100 inc = 1;
49
       end
50
    endmodule
51
52
```