```
1
    `timescale 1ns / 1ps
    2
    // Class: CECS 361
 3
                                                                 11
                                                                 //
    // Project: Project1-Cecs361
 4
 5
    //
                                                                 //
    // File name: <counter.v>
                                                                 11
 6
 7
    // Abstract: Will increment / decrement based on the switch
                                                                 //
 8
    //
                 uphdnl.
 9
    // Created by \langle Alina Suon \rangle on \langle 09-18-18 \rangle.
                                                                 11
    // Copyright © 2018 <Alina Suon>. All rights reserved.
                                                                 //
10
    //
11
    //
                                                                             //
12
    // In submitting this file for class work at CSULB
                                                                 11
13
    // I am confirming that this is my work and the work
                                                                 //
    \ensuremath{//} of no one else. In submitting this code I acknowledge that
                                                                 //
14
1.5
    // plagiarism in student project work is subject to dismissal.
                                                                //
16
    // from the class
                                                                 //
    17
18
    module counter(clk, rst, incr, uphdnl, q);
19
      input
                  clk, rst;
20
                   uphdnl, incr;
       input
21
       output [15:0] q;
22
       reg [15:0] q;
23
24
       always @(posedge clk, posedge rst)
25
         if (rst) q <= 8'b0;
26
          else if (incr) q <= (uphdnl)? q + 16'b1 : q - 16'b1;</pre>
27
    endmodule
28
```