```
1
    `timescale 1ns / 1ps
    //
3
                                                               11
    // Class: CECS 360
                                                               //
4
5
    // Project name: Project1 CECS360
                                                               //
    // File name: Top Level.v
                                                               11
6
7
    //
                                                               11
    // Created by Umar Khan 09/19/2017
8
    //
9
                                                               11
10
    // Abstract: Instantiation of all the modules.
                                                               //
                                                               //
    //
11
    //***********************//
12
13
    module Top Level (clk, reset, inc, uphdnl, anode, a, b, c, d, e, f, g);
14
       input clk, reset, inc, uphdnl;
15
16
17
       output [7:0] anode;
18
       output a, b, c, d, e, f, g;
19
20
       wire [31:0] q;
21
       wire PED;
            reset out;
22
       wire
23
       wire deb;
24
25
26
       Debounce
         debounce(clk, reset_out, inc, deb);
27
28
29
       AISO
30
        aiso(clk, reset, reset out);
31
32
33
        ped(clk, reset out, deb, PED);
34
35
       Counter
36
         counter(clk, reset out, PED, uphdnl, q);
37
38
        Display Controller
39
         dc(clk, reset out, anode, q, a, b, c, d, e, f,g);
40
41
    endmodule
42
```