```
1
     `timescale 1ns / 1ps
    2
 3
    // Class: CECS 361
                                                                 11
                                                                 //
    // Project: Project1-Cecs361
 4
 5
    //
                                                                 11
 6
    // File name: <topLevel.v>
                                                                 //
 7
    // Abstract: The top level module purpose is to instantiate all
                                                                 11
 8
    //
                 the modules.
 9
    // Created by \langle Alina Suon \rangle on \langle 09-18-18 \rangle.
                                                                 11
    // Copyright © 2018 <Alina Suon>. All rights reserved.
                                                                 //
10
    //
11
    //
                                                                              //
12
    // In submitting this file for class work at CSULB
                                                                 11
13
    // I am confirming that this is my work and the work
                                                                 //
    // of no one else. In submitting this code I acknowledge that
                                                                 11
14
1.5
    // plagiarism in student project work is subject to dismissal.
                                                                 //
16
    // from the class
                                                                 //
    17
18
    module topLevel(clk, rst, inc, uphdnl, anode, a, b, c, d, e, f, g);
19
              clk, rst, inc, uphdnl;
20
        output [7:0] anode;
                                        //8 bit anode
21
        output
                    a, b, c, d, e, f, g;
        wire [31:0] q;
22
                                        //32 bit q
23
        wire
                     PED;
        wire
24
                     rst o;
25
        wire
                     deb;
2.6
27
    //Instantiate modules
28
        debounce
29
          debounce (clk, rst o, inc, deb);
30
        aiso
31
         aiso
                  (clk, rst, rst o);
32
        PED
33
         ped
                  (clk, rst o, deb, PED);
34
        counter
35
         counter (clk, rst o, PED, uphdnl, q);
36
        displayController
37
          dc
                  (clk, rst o, anode, q, a, b, c, d, e, f, g);
38
    endmodule
39
```