```
1
    `timescale 1ns / 1ps
    2
3
    //
                                                                       11
    // Class: CECS 360
                                                                        //
 4
                                                                        //
5
    // Project name: Project1 CECS360
6
    // File name: led clk.v
7
    //
                                                                        //
8
    // Created by Umar Khan 09/19/2017
                                                                        //
9
    // Abstract:
                                                                        //
    //
                                                                       //
10
              Frequency of clk out is determined by integer count,
    //
              count = (Incoming Freq/(Outgoing Freq))/2.
                                                                        11
11
12
    //
              clk out will alternate once every time clk in
                                                                        11
13
    //
              alternates 'count' number of times. To achieve a refresh
                                                                        //
14
    //
              rate of 60Hz with 8 pixels, the output frequency must be
                                                                       //
              480hz.[Outgoing Freq = (Refresh Rate * Number of Pixels)]
    //
15
                                                                       //
              To produce an output clock of 480hz, we divide the clock
16
    //
                                                                       //
              every 104167 cycles. We assume that clk in from the Nexys 4
17
    //
                                                                       //
    //
                                                                       //
18
              FPGA is 100mhz.
19
    //
    20
21
    module led clk(clk, reset, led clk);
22
23
       input clk, reset;
24
       output led clk;
25
           led clk;
       reg
26
       integer clk ticks;
2.7
28
       always @(posedge clk, posedge reset) begin
29
         if(reset == 1'b1) begin
30
            clk ticks = 0;
31
            led clk = 0;
32
33
         //got a clock, so increment the counter and
34
         //test to see if half a period has elapsed
35
         else begin
36
            clk ticks = clk ticks + 1;
37
            //104166 is used to create 480Hz
38
            if (clk ticks >= 104166) begin
              led clk = ~led clk;
39
40
              clk ticks = 0;
41
            end
42
         end
43
       end
44
45
46
    endmodule
```