```
1
    `timescale 1ns / 1ps
    2
    //
                                                            11
 3
    // Class: CECS 360
                                                            //
 4
                                                            11
 5
    // Project name: Project1 CECS360
    // File name: PED.v
                                                            11
 6
7
    //
                                                            //
    // Created by Umar Khan 09/19/2017
8
9
    //
                                                            11
10
    // Abstract: Detects the positive edge of the clock .
                                                           //
    //
               It detects the PED as the output will only
                                                            //
11
12
    //
                change on the PED
                                                            //
13
    //
                                                            //
    14
    module PED(clk, reset, D, PED);
15
16
17
      input clk, reset, D;
18
19
      output PED;
20
      wire PED;
21
22
      reg F1;
23
24
      always @ (posedge clk, posedge reset) begin
25
         if (reset)
            F1 <= 1'b00;
26
27
         else
28
           F1 \leftarrow D;
29
         end
30
31
      assign PED = \{ \sim F1 \& D \};
32
33
    endmodule
34
35
```