# Circuit Design with VHDL

**Chapter 14: Packages and Subprograms** 

**Instructor: Ali Jahanian** 

## **Outline**

#### **II-SYSTEM DESIGN**

- 10 Packages and Components
  - 10.1 Introduction
  - 10.2 PACKAGE
  - **10.3 COMPONENT**
  - 10.4 PORT MAP
  - 10.5 GENERIC MAP
  - 10.6 Problems




Figure 10.1 Fundamental units of VHDL code.

## **PACKAGE**

```
PACKAGE package_name IS
    (declarations)
END package_name;

[PACKAGE BODY package_name IS
    (FUNCTION and PROCEDURE descriptions)
END package_name;]
```

- The first part is mandatory and contains all declarations.
  - The declarations list can contain the following:
     COMPONENT, FUNCTION, PROCEDURE,
     TYPE, CONSTANT, etc.

# Example 10.1: Simple Package

## Example 10.2: Package with a Function

```
LIBRARY ieee;
3
  USE ieee.std logic 1164.all;
4
5
  PACKAGE my package IS
      TYPE state IS (st1, st2, st3, st4);
6
      TYPE color IS (red, green, blue);
7
8
      CONSTANT vec: STD LOGIC VECTOR(7 DOWNTO 0) := "111111111";
9
      FUNCTION positive edge(SIGNAL s: STD LOGIC) RETURN BOOLEAN;
10 END my package;
12 PACKAGE BODY my package IS
13
      FUNCTION positive edge(SIGNAL s: STD LOGIC) RETURN BOOLEAN IS
14
      BEGIN
15
         RETURN (s'EVENT AND s='1');
16
      END positive edge;
  END my package;
```

# To make use of my\_pachage

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE work.my_package.all;
ENTITY...
ARCHITECTURE...
```

## COMPONENT

- It's simply a piece of conventional code that allowing the construction of hierarchical designs.
- It's also another way of partitioning a code and providing code sharing and code reuse.

## **COMPONENT**

#### • COMPONENT declaration:

```
COMPONENT component_name IS

PORT (

port_name : signal_mode signal_type;

port_name : signal_mode signal_type;

...);

END COMPONENT;
```

#### • COMPONENT instantiation:

```
label: component_name PORT MAP (port_list);
```

## Example Component declaration & instaniation

```
---- COMPONENT declaration: -----

COMPONENT inverter IS

PORT (a: IN STD_LOGIC; b: OUT STD_LOGIC);


END COMPONENT;

---- COMPONENT instantiation: -----

U1: inverter PORT MAP (x, y);
```


## **Basic ways of declaring COMPONENTS**

• declarations in the main code itself





## Basic ways of declaring COMPONENTS ...

• declarations in a PACKAGE



#### **Example 10.3: Components Declared in the Main Code**





```
COMPONENT
Nand_2

COMPONENT
Nand_3

COMPONENT
Nand_3
```

```
10 ARCHITECTURE structural OF project IS
11
12
    COMPONENT inverter IS
13
        PORT (a: IN STD LOGIC; b: OUT STD LOGIC);
14
     END COMPONENT;
15
16
      COMPONENT nand 2 IS
        PORT (a, b: IN STD_LOGIC; c: OUT STD_LOGIC);
17
18
      END COMPONENT;
19
20
     COMPONENT nand 3 IS
21
        PORT (a, b, c: IN STD LOGIC; d: OUT STD LOGIC);
22
     END COMPONENT;
23
24
      SIGNAL w: STD LOGIC;
25 BEGIN
26 U1: inverter PORT MAP (b, w);
27 U2: nand 2 PORT MAP (a, b, x);
      U3: nand 3 PORT MAP (w, c, d, y);
28
29 END structural;
```

## Example 10.3 ... (inverter.vhd)

```
----- File inverter.vhd: ------
  LIBRARY ieee;
3
  USE ieee.std logic 1164.all;
  ENTITY inverter IS
5
     PORT (a: IN STD LOGIC; b: OUT STD LOGIC);
6
  END inverter;
  ARCHITECTURE inverter OF inverter IS
9
10 BEGIN
11 b <= NOT a;
12 END inverter;
```

# Example 10.3 ... (nand\_2.vhd)

```
----- File nand 2.vhd: ------
2
  LIBRARY ieee;
3
  USE ieee.std logic 1164.all;
4
5
  ENTITY nand 2 IS
     PORT (a, b: IN STD_LOGIC; c: OUT STD_LOGIC);
6
  END nand 2;
8
  ARCHITECTURE nand 2 OF nand 2 IS
10 BEGIN
11
   c \le NOT (a AND b);
12 END nand 2;
```

## Example 10.3 ... (nand\_3.vhd)

```
1 ---- File nand 3.vhd: ------
2
  LIBRARY ieee;
3
  USE ieee.std logic 1164.all;
4
5
  ENTITY nand 3 IS
     PORT (a, b, c: IN STD_LOGIC; d: OUT STD_LOGIC);
6
7
  END nand 3;
8
  ARCHITECTURE nand 3 OF nand 3 IS
10 BEGIN
  d <= NOT (a AND b AND c);
12 END nand 3;
```




Figure 10.4 Experimental results of example 10.3.

#### **Example 10.4: Components Declared in a Package**





Figure 10.3 Circuit of example 10.3.



```
----- File inverter.vhd: ------
 LIBRARY ieee;
  USE ieee.std logic 1164.all;
  ENTITY inverter IS
     PORT (a: IN STD LOGIC; b: OUT STD LOGIC);
  END inverter;
  ARCHITECTURE inverter OF inverter IS
10 BEGIN
11 b <= NOT a;
12 END inverter;
```

```
----- File nand 2.vhd: ------
  LIBRARY ieee;
  USE ieee.std_logic_1164.all;
5
  ENTITY nand 2 IS
     PORT (a, b: IN STD_LOGIC; c: OUT STD_LOGIC);
6
  END nand 2;
  ARCHITECTURE nand_2 OF nand_2 IS
10 BEGIN
11
   c \le NOT (a AND b);
12 END nand 2;
```

```
---- File nand_3.vhd: ------
  LIBRARY ieee;
  USE ieee.std logic 1164.all;
5
  ENTITY nand 3 IS
6
     PORT (a, b, c: IN STD LOGIC; d: OUT STD LOGIC);
  END nand 3;
  ARCHITECTURE nand 3 OF nand 3 IS
10 BEGIN
   d <= NOT (a AND b AND c);
11
12 END nand_3;
```

```
---- File my components.vhd: -----
  LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  PACKAGE my components IS
5
      ----- inverter: -----
6
      COMPONENT inverter IS
8
         PORT (a: IN STD LOGIC; b: OUT STD LOGIC);
9
      END COMPONENT;
10
      ----- 2-input nand: ---
11
     COMPONENT nand 2 IS
12
         PORT (a, b: IN STD LOGIC; c: OUT STD LOGIC);
13
      END COMPONENT;
14
      ---- 3-input nand: ---
15
     COMPONENT nand 3 IS
16
         PORT (a, b, c: IN STD LOGIC; d: OUT STD LOGIC);
17
      END COMPONENT;
18
19 END my components;
```

```
---- File project.vhd: -----
  LIBRARY ieee;
  USE ieee.std logic 1164.all;
3
  USE work.my components.all;
5
  ENTITY project IS
6
      PORT ( a, b, c, d: IN STD LOGIC;
8
             x, y: OUT STD LOGIC);
   END project;
11 ARCHITECTURE structural OF project IS
12
      SIGNAL w: STD LOGIC;
13 BEGIN
14 U1: inverter PORT MAP (b, w);
15     U2: nand_2 PORT MAP (a, b, x);
16     U3: nand_3 PORT MAP (w, c, d, y);
17 END structural;
```

## **PORT MAP**

- There are two ways:
  - positional mapping
  - nominal mapping

```
COMPONENT inverter IS
    PORT (a: IN STD_LOGIC; b: OUT STD_LOGIC);
END COMPONENT;
...
U1: inverter PORT MAP (x, y);
U1: inverter PORT MAP (x=>a, y=>b);
```

Positional mapping is easier to write, but nominal mapping is less error-prone.

Ports can also be left unconnected (using the keyword OPEN). For example:

```
U2: my_circuit PORT MAP (x=>a, y=>b, w=>OPEN, z=>d);
```

## **GENERIC MAP**

```
label: compon_name GENERIC MAP (param. list) PORT MAP (port list);
```

## Introduction

- FUNCTIONS and PROCEDURES are collectively called *subprograms*.
  - From a construction point of view
    - they are very similar to a PROCESS (sequential code).
  - From the applications point of view
    - there is a fundamental difference between a PROCESS and a FUNCTION or PROCEDURE.
      - PROCESS: for immediate use in the main code
      - FUNCTIONS and PROCEDURES: mainly for LIBRARY allocation.

## **FUNCTION**

- Its purpose:
  - data type conversions,
  - logical operations,
  - arithmetic computations,
  - new operators and attributes.
- By writing such code as a FUNCTION
  - it can be shared and reused,
  - propitiating the main code to be shorter and easier to understand.
- prohibitions in a function:
  - WAIT
  - SIGNAL declarations
  - COMPONENT instantiations.
- Two necessary parts of a function:
  - function body
  - A function call.

# **Function Body**

[declarations]

BEGIN

```
(sequential statements)
   END function name;
(parameter list) = [CONSTANT] constant_name: constant_type; or
                                                          (VARIABLES are not allowed)
\langle parameter \ list \rangle = SIGNAL \ signal\_name: \ signal\_type;
                                                          (No range specification)
FUNCTION f1 (a, b: INTEGER; SIGNAL c: STD LOGIC VECTOR)
     RETURN BOOLEAN IS
BEGIN
                                               (the word "CONSTANT" can be omitted)
     (sequential statements)
END f1;
```

FUNCTION function name [<parameter list>] RETURN data type IS

## **Function Call**

## Example 11.1: Function positive\_edge()

## Example 11.2: Function conv\_integer()

```
----- Function body: ------
FUNCTION conv integer (SIGNAL vector: STD_LOGIC_VECTOR)
     RETURN INTEGER IS
  VARIABLE result: INTEGER RANGE 0 TO 2**vector'LENGTH-1;
BEGIN
  IF (vector(vector'HIGH)='1') THEN result:=1;
  ELSE result:=0;
  END IF;
  FOR i IN (vector'HIGH-1) DOWNTO (vector'LOW) LOOP
     result:=result*2;
     IF(vector(i)='1') THEN result:=result+1;
     END IF;
  END LOOP;
  RETURN result;
END conv integer;
  ---- Function call: -----
y <= conv integer(a);
```

## **Function Location**




Figure 11.1
Typical locations of a FUNCTION or PROCEDURE.

#### **Example 11.3: FUNCTION Located in the Main Code**

# **Example 11.3...**

```
10 ARCHITECTURE my arch OF dff IS
12
      FUNCTION positive edge(SIGNAL s: STD LOGIC)
13
         RETURN BOOLEAN IS
14
      BEGIN
15
         RETURN s'EVENT AND s='1';
16
      END positive edge;
18 BEGIN
19
      PROCESS (clk, rst)
20
      BEGIN
21
         IF (rst='1') THEN q <= '0';</pre>
         ELSIF positive_edge(clk) THEN q <= d;</pre>
22
23
         END IF;
24
      END PROCESS;
25 END my arch;
26
```

#### **Example 11.4: FUNCTION Located in a PACKAGE**

```
----- Package: ------
  LIBRARY ieee;
  USE ieee.std logic 1164.all;
5
  PACKAGE my package IS
     FUNCTION positive edge(SIGNAL s: STD LOGIC) RETURN BOOLEAN;
6
  END my package;
7
8
9
  PACKAGE BODY my package IS
10
     FUNCTION positive edge(SIGNAL s: STD LOGIC)
11
        RETURN BOOLEAN IS
12 BEGIN
        RETURN s'EVENT AND s='1';
13
14
     END positive edge;
15 END my package;
```

### **Example 11.4...**

```
----- Main code: ------
 LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE work.my_package.all;
4
5
6
  ENTITY dff IS
7
     PORT ( d, clk, rst: IN STD LOGIC;
           q: OUT STD LOGIC);
8
  END dff;
11 ARCHITECTURE my arch OF dff IS
12 BEGIN
13
     PROCESS (clk, rst)
14 BEGIN
15 IF (rst='1') THEN q <= '0';
16 ELSIF positive edge(clk) THEN q <= d;</pre>
17
  END IF;
18
  END PROCESS;
19 END my arch;
```

#### **Example 11.5: Function conv\_integer()**

# **Example 11.5...**

```
10 PACKAGE BODY my package IS
      FUNCTION conv integer (SIGNAL vector: STD LOGIC VECTOR)
11
12
            RETURN INTEGER IS
13
         VARIABLE result: INTEGER RANGE 0 TO 2**vector'LENGTH-1;
14
      BEGIN
15
         IF (vector(vector'HIGH)='1') THEN result:=1;
16
         ELSE result:=0;
17
         END IF;
18
         FOR i IN (vector'HIGH-1) DOWNTO (vector'LOW) LOOP
19
            result:=result*2;
20
            IF(vector(i)='1') THEN result:=result+1;
21
            END IF;
22
         END LOOP;
23
         RETURN result;
24
      END conv integer;
25 END my package;
```

### **Example 11.5...**

```
----- Main code: -----
 LIBRARY ieee;
  USE ieee.std logic 1164.all;
  USE work.my_package.all;
5
  ENTITY conv int2 IS
7
     PORT ( a: IN STD LOGIC VECTOR(0 TO 3);
            y: OUT INTEGER RANGE 0 TO 15);
8
  END conv int2;
11 ARCHITECTURE my arch OF conv int2 IS
12 BEGIN
13 y <= conv integer(a);</pre>
14 END my arch;
```

#### Example 11.6: Overloaded "+" Operator

### **Example 11.6...**

```
10 PACKAGE BODY my package IS
11
      FUNCTION "+" (a, b: STD LOGIC VECTOR)
            RETURN STD LOGIC VECTOR IS
12
13
         VARIABLE result: STD LOGIC VECTOR;
14
         VARIABLE carry: STD LOGIC;
15
      BEGIN
16
         carry := '0';
17
         FOR i IN a'REVERSE RANGE LOOP
18
            result(i) := a(i) XOR b(i) XOR carry;
19
            carry := (a(i) AND b(i)) OR (a(i) AND carry) OR
20
                      (b(i) AND carry);
21
         END LOOP;
22
         RETURN result;
23
      END "+";
24 END my package;
```

# **Example 11.6...**

```
----- Main code: -----
  LIBRARY ieee;
  USE ieee.std_logic_1164.all;
4
  USE work.my package.all;
5
6
  ENTITY add bit IS
     PORT ( a: IN STD LOGIC VECTOR(3 DOWNTO 0);
8
            y: OUT STD LOGIC VECTOR(3 DOWNTO 0));
  END add bit;
11 ARCHITECTURE my arch OF add bit IS
12
     CONSTANT b: STD LOGIC VECTOR(3 DOWNTO 0) := "0011";
     CONSTANT c: STD LOGIC VECTOR(3 DOWNTO 0) := "0110";
13
14 BEGIN
     y <= a + b + c; -- overloaded "+" operator
15
16 END my arch;
```


#### **Example 11.7: Arithmetic Shift Function**

### **Example 11.7 ...**

```
11 ARCHITECTURE behavior OF shift left IS
13
      FUNCTION slar (arg1: STD LOGIC VECTOR; arg2: NATURAL)
14
            RETURN STD LOGIC VECTOR IS
15
         VARIABLE input: STD LOGIC VECTOR(size-1 DOWNTO 0) := arg1;
16
         CONSTANT size : INTEGER := arg1'LENGTH;
17
         VARIABLE copy: STD LOGIC VECTOR(size-1 DOWNTO 0)
18
            := (OTHERS => arg1(arg1'RIGHT));
19
         VARIABLE result: STD LOGIC VECTOR(size-1 DOWNTO 0);
20
      BEGIN
21
         IF (arg2 >= size-1) THEN result := copy;
22
         ELSE result := input(size-1-arg2 DOWNTO 1) &
23
            copy(arg2 DOWNTO 0);
24
         END IF;
25
         RETURN result;
26
      END slar;
```

# **Example 11.7...**

# **Example 11.7...**






Figure 11.3 Simulation results of example 11.7.

#### Example 11.8: Multiplier

# **Example 11.8...**

```
10 PACKAGE BODY pack IS
11
      FUNCTION mult(a, b: UNSIGNED) RETURN UNSIGNED IS
12
         CONSTANT max: INTEGER := a'LENGTH + b'LENGTH - 1;
13
         VARIABLE aa: UNSIGNED(max DOWNTO 0) :=
14
            (max DOWNTO a'LENGTH => '0')
15
            & a(a'LENGTH-1 DOWNTO 0);
16
         VARIABLE prod: UNSIGNED(max DOWNTO 0) := (OTHERS => '0');
17
      BEGIN
18
         FOR i IN 0 TO a'LENGTH-1 LOOP
19
            IF (b(i)='1') THEN prod := prod + aa;
20
            END IF;
21
            aa := aa(max-1 DOWNTO 0) & '0';
22
    END LOOP;
23
      RETURN prod;
24
     END mult;
25 END pack;
26
```

### **Example 11.8...**

```
----- Main code: -----
2
  LIBRARY ieee;
  USE ieee.std_logic_1164.all;
3
4
   USE ieee.std logic arith.all;
5
   USE work.my package.all;
  ENTITY multiplier IS
8
      GENERIC (size: INTEGER := 4);
9
      PORT ( a, b: IN UNSIGNED(size-1 DOWNTO 0);
10
             y: OUT UNSIGNED(2*size-1 DOWNTO 0));
11 END multiplier;
13 ARCHITECTURE behavior OF multiplier IS
14 BEGIN
15
     y \le mult(a,b);
16 END behavior;
```

#### **PROCEDURE**

• A PROCEDURE is very similar to a FUNCTION and has the same basic purposes.

A procedure can return more than one value.

- Two necessary parts of a PROCEDURE: (Like a FUNCTION)
  - The procedure body
  - A procedure call.

### **Procedure Body**

PROCEDURE procedure name [<parameter list>] IS

```
[declarations]
  BEGIN
       (sequential statements)
  END procedure name;
\langle parameter list \rangle = [CONSTANT] constant_name: mode type;
\langle parameter list \rangle = SIGNAL signal_name: mode type; or
\langle parameter \ list \rangle = VARIABLE \ variable_name: mode type;
PROCEDURE my procedure ( a: IN BIT; SIGNAL b, c: IN BIT;
                               SIGNAL x: OUT BIT VECTOR(7 DOWNTO 0);
                               SIGNAL y: INOUT INTEGER RANGE 0 TO 99) IS
BEGIN
                                        (for outputs the default object is VARIABLE)
END my procedure;
```

#### **Procedure Call**

#### **Procedure Location**

• The typical locations of a PROCEDURE are the same as those of a FUNCTION




Figure 11.1
Typical locations of a FUNCTION or PROCEDURE.

#### **Example 11.9: PROCEDURE Located in the Main Code**




Figure 11.5 min\_max circuit of example 11.9.

### **Example 11.9 ...**

```
LIBRARY ieee;

USE ieee.std_logic_1164.all;

ENTITY min_max IS

GENERIC (limit : INTEGER := 255);

PORT ( ena: IN BIT;

inp1, inp2: IN INTEGER RANGE 0 TO limit;

min_out, max_out: OUT INTEGER RANGE 0 TO limit);

END min_max;
```

### **Example 11.9 ...**

```
12 ARCHITECTURE my architecture OF min max IS
13
      PROCEDURE sort (SIGNAL in1, in2: IN INTEGER RANGE 0 TO limit;
14
         SIGNAL min, max: OUT INTEGER RANGE 0 TO limit) IS
15
16
      BEGIN
17
         IF (in1 > in2) THEN
18
          \max \le \inf;
19
        min \le in2;
20
      ELSE
21
      \max \le in2;
22
        min \le in1;
23
        END IF;
24
      END sort;
25
26 BEGIN
27
      PROCESS (ena)
28
     BEGIN
29
         IF (ena='1') THEN sort (inp1, inp2, min out, max out);
30
        END IF;
31
      END PROCESS;
32 END my architecture;
```

#### **Example 11.10: PROCEDURE Located in a PACKAGE**

```
----- Package: -----
  LIBRARY ieee;
  USE ieee.std_logic_1164.all;
 PACKAGE my package IS
     CONSTANT limit: INTEGER := 255;
6
     PROCEDURE sort (SIGNAL in1, in2: IN INTEGER RANGE 0 TO limit;
        SIGNAL min, max: OUT INTEGER RANGE 0 TO limit);
  END my package;
11 PACKAGE BODY my package IS
12
     PROCEDURE sort (SIGNAL in1, in2: IN INTEGER RANGE 0 TO limit;
13
        SIGNAL min, max: OUT INTEGER RANGE 0 TO limit) IS
14
     BEGIN
     IF (in1 > in2) THEN
15
         \max \le in1;
16
17
       min \le in2;
18
      ELSE
19
      \max \le in2;
       min \le in1;
20
21
        END IF;
22
     END sort;
23 END my package;
```

### **Example 11.10 ...**

```
----- Main code: -----
  LIBRARY ieee;
  USE ieee.std logic 1164.all;
  USE work.my package.all;
  ENTITY min max IS
     GENERIC (limit: INTEGER := 255);
7
8
     PORT ( ena: IN BIT;
            inp1, inp2: IN INTEGER RANGE 0 TO limit;
9
            min out, max out: OUT INTEGER RANGE 0 TO limit);
10
11 END min max;
13 ARCHITECTURE my_architecture OF min_max IS
14 BEGIN
15
     PROCESS (ena)
16
     BEGIN
17
         IF (ena='1') THEN sort (inp1, inp2, min out, max out);
18
        END IF;
19
     END PROCESS;
20 END my architecture;
```

#### **FUNCTION** versus **PROCEDURE** Summary

- A FUNCTION has zero or more input parameters and a single return value. The input parameters can only be CONSTANTS (default) or SIGNALS (VARIABLES are not allowed).
- A PROCEDURE can have any number of IN, OUT, and INOUT parameters, which can be SIGNALS, VARIABLES, or CONSTANTS. For input parameters (mode IN) the default is CONSTANT, whereas for output parameters (mode OUTor INOUT) the default is VARIABLE.

#### **FUNCTION** versus **PROCEDURE** Summary

• A FUNCTION is called as part of an expression, while a PROCEDURE is a statement on its own.

• In both, WAIT and COMPONENTS are not synthesizable.

• The possible locations of FUNCTIONS and PROCEDURES are the same

#### **ASSERT**

```
ASSERT condition
[REPORT "message"]
[SEVERITY severity_level];
```

The severity level can be: **Note**, **Warning**, **Error** (default), or **Failure**. The message is written when the condition is **FALSE**.

```
ASSERT a'LENGTH = b'LENGTH

REPORT "Error: vectors do not have same length!"

SEVERITY failure;
```

### Thanks for your attention

Don't forget

# Problems!!!

11/20/2021 63