# Circuit Design with VHDL

Chapter 12

**Instructor: Ali Jahanian** 

#### **Outline**

#### I-CIRCUIT DESIGN

- 6 Sequential Code
  - 6.1 PROCESS
  - 6.2 Signals and Variables
  - 6.3 IF
  - **6.4 WAIT**
  - **6.5 CASE**
  - 6.6 LOOP
  - 6.7 CASE versus IF
  - 6.8 CASE versus WHEN
  - 6.9 Bad Clocking
  - 6.10 Using Sequential Code to Design Combinational Circuits
  - 6.11 Problems

#### VHDL code

- VHDL code can be:
  - concurrent (parallel)
    - Chapter 5
  - Sequential
    - This chapter

# **Sequential Code**

PROCESSES,

FUNCTIONS,

**PROCEDURES** 

are the only sections of code that are executed sequentially.

However, as a whole, any of these blocks is still concurrent with any other statements placed outside it.

# Sequential Code ...

• One important aspect of sequential code is that it is not limited to sequential logic.

• Indeed, with it we can build sequential circuits as well as combinational circuits.

• Sequential code is also called behavioral code.

# Sequential Code ...

• The statements discussed in this section are all *sequential*. They are: *IF*, *WAIT*, *CASE*, and *LOOP*.

• VARIABLES are also restricted to be used in sequential code only. Thus, contrary to a SIGNAL, a VARIABLE can never be *global*, so its value can not be *passed out directly*.

#### **PROCESS**

• A PROCESS is a sequential section of VHDL code.

```
[label:] PROCESS (sensitivity list)

[VARIABLE name type [range] [:= initial_value;]]

BEGIN
   (sequential code)
END PROCESS [label];
```

# PROCESS (Example: DFF)

```
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  ENTITY dff IS
     PORT (d, clk, rst: IN STD LOGIC;
6
7
        q: OUT STD LOGIC);
  END dff;
10 ARCHITECTURE behavior OF dff IS
11 BEGIN
12
  PROCESS (clk, rst)
13 BEGIN
14 IF (rst='1') THEN
15 q \le '0';
16 ELSIF (clk'EVENT AND clk='1') THEN
17
     q <= d;
18 END IF;
19
     END PROCESS;
20 END behavior;
```

# PROCESS (Example: DFF) ...




Figure 6.1 DFF with asynchronous reset of example 6.1.




Figure 6.2 Simulation results of example 6.1.

# Signals and Variables

- Signals and variables will be studied in detail in the chapter 7.
- A SIGNAL can be declared in a
  - PACKAGE,

Global

- ENTITY,
- ARCHITECTURE (in its declarative part)
- A VARIABLE can
  - only be declared inside a piece of sequential code (in a PROCESS, for example). Local

# Signals and Variables ...

- The value of a VARIABLE can never be passed out of the PROCESS directly.
- On the other hand, the update of a VARIABLE is immediate, that is, we can promptly count on its new value in the next line of code. That is not the case with a SIGNAL (when used in a PROCESS), for its new value is generally only guaranteed to be available after the onclusion of the present run of the PROCESS.

# Signals and Variables ...

- The assignment operator
  - - (example: sig <=5),
  - while for a VARIABLE it is ":="
    - (example: var := 5).

11/6/2021 **12** 



```
IF conditions THEN assignments;
ELSIF conditions THEN assignments;
...
ELSE assignments;
END IF;
```

#### Example:

```
IF (x<y) THEN temp:="111111111";
ELSIF (x=y AND w='0') THEN temp:="11110000";
ELSE temp:=(OTHERS =>'0');
```

# IF (Example: One-digit Counter) ...




Figure 6.3 Counter of example 6.2.




Figure 6.4 Simulation results of example 6.2.

#### IF (Example: One-digit Counter) ...

```
LIBRARY ieee;
  USE ieee.std logic 1164.all;
  ENTITY counter IS
     PORT (clk : IN STD_LOGIC;
           digit : OUT INTEGER RANGE 0 TO 9);
  END counter;
10 ARCHITECTURE counter OF counter IS
11 BEGIN
12
      count: PROCESS(clk)
13
         VARIABLE temp : INTEGER RANGE 0 TO 10;
14
     BEGIN
        IF (clk'EVENT AND clk='1') THEN
15
          temp := temp + 1;
16
17
           IF (temp=10) THEN temp := 0;
18
           END IF;
19
   END IF;
     digit <= temp;
20
21
     END PROCESS count;
22 END counter;
```

# IF (Example: Shift Register) ...




Figure 6.5 Shift register of example 6.3.




Figure 6.6 Simulation results of example 6.3.

# IF (Example: Shift Register) ...

```
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  ENTITY shiftreg IS
     GENERIC (n: INTEGER := 4); -- # of stages
6
     PORT (d, clk, rst: IN STD LOGIC;
           q: OUT STD_LOGIC);
  END shiftreg;
11 ARCHITECTURE behavior OF shiftreg IS
      SIGNAL internal: STD LOGIC VECTOR (n-1 DOWNTO 0);
12
13 BEGIN
14
     PROCESS (clk, rst)
     BEGIN
15
    IF (rst='1') THEN
16
            internal <= (OTHERS => '0');
17
     ELSIF (clk'EVENT AND clk='1') THEN
18
19
            internal <= d & internal(internal'LEFT DOWNTO 1);</pre>
20
        END IF;
    END PROCESS;
21
     q <= internal(0);</pre>
22
23 END behavior;
```

#### WAIT

• the PROCESS cannot have a sensitivity list when WAIT is employed

```
WAIT UNTIL signal_condition;

WAIT ON signal1 [, signal2, ... ];

WAIT FOR time;
```

#### WAIT (Example WAIT UNTIL)

Example: 8-bit register with synchronous reset.

```
PROCESS -- no sensitivity list

BEGIN

WAIT UNTIL (clk'EVENT AND clk='1');

IF (rst='1') THEN

output <= "00000000";

ELSIF (clk'EVENT AND clk='1') THEN

output <= input;

END IF;

END PROCESS;
```

#### WAIT (Example WAIT ON)

Example: 8-bit register with asynchronous reset.

```
PROCESS

BEGIN

WAIT ON clk, rst;

IF (rst='1') THEN

output <= "00000000";

ELSIF (clk'EVENT AND clk='1') THEN

output <= input;

END IF;

END PROCESS;
```

# WAIT (Example WAIT FOR)

- WAIT FOR is intended for simulation only (waveform generation for testbenches).
  - Example: WAIT FOR 5ns

# WAIT (Example: DFF #2)

```
LIBRARY ieee;
  USE ieee.std logic 1164.all;
  ENTITY dff IS
     PORT (d, clk, rst: IN STD_LOGIC;
         q: OUT STD LOGIC);
  END dff;
10 ARCHITECTURE dff OF dff IS
11 BEGIN
12
  PROCESS
13 BEGIN
14 WAIT ON rst, clk;
15 IF (rst='1') THEN
16
       q <= '0';
17 ELSIF (clk'EVENT AND clk='1') THEN
18
       q <= d;
19
     END IF;
20
     END PROCESS;
21 END dff;
```

#### WAIT (Example: One-digit Counter #2)

```
LIBRARY ieee;
  USE ieee.std logic 1164.all;
  ENTITY counter IS
6
     PORT (clk : IN STD LOGIC;
           digit : OUT INTEGER RANGE 0 TO 9);
8
  END counter;
10 ARCHITECTURE counter OF counter IS
11 BEGIN
     PROCESS -- no sensitivity list
12
        VARIABLE temp : INTEGER RANGE 0 TO 10;
13
14
    BEGIN
15
        WAIT UNTIL (clk'EVENT AND clk='1');
16
   temp := temp + 1;
17
       IF (temp=10) THEN temp := 0;
18
    END IF;
19
        digit <= temp;
20
     END PROCESS;
21 END counter;
```

#### **CASE**

```
CASE identifier IS
       WHEN value => assignments;
       WHEN value => assignments;
        . . .
   END CASE;
Example:
CASE control IS
   WHEN "00" => x <= a; y <= b;
   WHEN "01" => x <= b; y <= c;
   WHEN OTHERS \Rightarrow x<="0000"; y<="ZZZZ";
END CASE;
WHEN value
                              -- single value
WHEN value1 to value2
                              -- range, for enumerated data types
                              -- only
WHEN value1 | value2 | ... -- value1 or value2 or ...
```

#### CASE (Example: DFF #3)

```
ENTITY dff IS
3
    PORT (d, clk, rst: IN BIT;
         q: OUT BIT);
  END dff;
  ARCHITECTURE dff3 OF dff IS
  BEGIN
     PROCESS (clk, rst)
10
     BEGIN
11
   CASE rst IS
12
           WHEN '1' => q <= '0';
13
           WHEN '0' =>
              IF (clk'EVENT AND clk='1') THEN
14
                 q \le d;
15
16
              END IF;
           WHEN OTHERS => NULL; -- Unnecessary, rst is of type
17
                                   -- BIT
18
19
    END CASE;
20
     END PROCESS;
21 END dff3;
```

# CASE (Two-digit Counter with SSD Output)




Figure 6.7 2-digit counter of example 6.7.




Figure 6.8 Simulation results of example 6.7.

#### CASE (Two-digit Counter with SSD Output) ...

#### CASE (Two-digit Counter with SSD Output) . . .

```
10 ARCHITECTURE counter OF counter IS
11 BEGIN
12
     PROCESS(clk, reset)
13
        VARIABLE temp1: INTEGER RANGE 0 TO 10;
14
        VARIABLE temp2: INTEGER RANGE 0 TO 10;
15
     BEGIN
     ---- counter: -----
16
17
        IF (reset='1') THEN
18
           temp1 := 0;
           temp2 := 0;
19
        ELSIF (clk'EVENT AND clk='1') THEN
20
21
           temp1 := temp1 + 1;
22
            IF (temp1=10) THEN
              temp1 := 0;
23
24
              temp2 := temp2 + 1;
25
              IF (temp2=10) THEN
                 temp2 := 0;
26
27
               END IF;
28
            END IF;
29
         END IF;
```

# CASE (Two-digit Counter with SSD Output) ...

```
---- BCD to SSD conversion: -----
30
31
        CASE temp1 IS
32
           WHEN 0 => digit1 <= "1111110";
                                          --7E
33
           WHEN 1 => digit1 <= "0110000"; --30
           WHEN 2 => digit1 <= "1101101"; --6D
34
           WHEN 3 => digit1 <= "1111001"; --79
35
           WHEN 4 => digit1 <= "0110011"; --33
36
           WHEN 5 => digit1 <= "1011011"; --5B
37
38
           WHEN 6 => digit1 <= "1011111"; --5F
           WHEN 7 => digit1 <= "1110000"; --70
39
           WHEN 8 => digit1 <= "11111111"; --7F
40
           WHEN 9 => digit1 <= "1111011"; --7B
41
42
           WHEN OTHERS => NULL;
43
        END CASE;
```

# CASE (Two-digit Counter with SSD Output) ...

```
44
        CASE temp2 IS
45
           WHEN 0 => digit2 <= "1111110"; --7E
46
           WHEN 1 => digit2 <= "0110000"; --30
47
           WHEN 2 => digit2 <= "1101101"; --6D
           WHEN 3 => digit2 <= "1111001"; --79
48
           WHEN 4 => digit2 <= "0110011"; --33
49
50
           WHEN 5 => digit2 <= "1011011"; --5B
51
           WHEN 6 => digit2 <= "10111111"; --5F
52
           WHEN 7 => digit2 <= "1110000"; --70
           WHEN 8 => digit2 <= "11111111"; --7F
53
           WHEN 9 => digit2 <= "1111011"; --7B
54
55
           WHEN OTHERS => NULL;
56
        END CASE;
57
     END PROCESS;
58 END counter;
```

#### LOOP

 FOR / LOOP: The loop is repeated a fixed number of times.

```
FOR i IN 0 TO 5 LOOP
[label:] FOR identifier IN range LOOP
                                                             x(i) \le enable AND w(i+2);
  (sequential statements)
END LOOP [label];
                                                             y(0, i) \le w(i);
                                                         END LOOP;
```

• WHILE / LOOP: The loop is repeated until a condition no longer holds.

```
WHILE (i < 10) LOOP
[label:] WHILE condition LOOP
                                                   WAIT UNTIL clk'EVENT AND clk='1';
  (sequential statements)
                                                   (other statements)
END LOOP [label];
                                               END LOOP;
```

Example of FOR / LOOP:

#### LOOP ...

• EXIT: Used for ending the loop.

```
FOR i IN data'RANGE LOOP

CASE data(i) IS

WHEN '0' => count:=count+1;

WHEN OTHERS => EXIT;

END CASE;

END LOOP;
```

• NEXT: Used for skipping loop steps.

```
[label:] NEXT [loop_label] [WHEN condition];

FOR i IN 0 TO 15 LOOP

NEXT WHEN i=skip; -- jumps to next iteration

(...)

END LOOP;
```

#### LOOP (Example: Carry Ripple Adder)




Figure 6.9 8-bit carry ripple adder of example 6.8




Figure 6.10 Simulation results of example 6.8.

#### LOOP (Example: Carry Ripple Adder) ...

#### LOOP (Example: Carry Ripple Adder) ...

```
13 ARCHITECTURE adder OF adder IS
14 BEGIN
15
      PROCESS (a, b, cin)
16
         VARIABLE carry : STD LOGIC VECTOR (length DOWNTO 0);
17
      BEGIN
18
        carry(0) := cin;
19
         FOR i IN 0 TO length-1 LOOP
20
            s(i) <= a(i) XOR b(i) XOR carry(i);
21
            carry(i+1) := (a(i) AND b(i)) OR (a(i) AND
22
                           carry(i)) OR (b(i) AND carry(i));
23
        END LOOP;
24
         cout <= carry(length);</pre>
25
      END PROCESS;
26 END adder;
```

#### LOOP (Example: Carry Ripple Adder) ...

## LOOP (Example: Carry Ripple Adder) . . .

```
12 ARCHITECTURE adder OF adder IS
13 BEGIN
14
     PROCESS (a, b, c0)
15
        VARIABLE temp : INTEGER RANGE 0 TO 511;
16
    BEGIN
17
        IF (c0='1') THEN temp:=1;
18
    ELSE temp:=0;
19
     END IF;
20
     temp := a + b + temp;
21 IF (temp > 255) THEN
         c8 <= '1';
22
23
           temp := temp---256;
24 ELSE c8 <= '0';
25 END IF;
26 s <= temp;</pre>
27 END PROCESS;
28 END adder;
```

# LOOP (Simple Barrel Shifter)




Figure 6.11 Simple barrel shifter of example 6.9.

		50.0	)ns 100.0	ns 150¦	Ons 200	Ons 250,0	ns 300,0	ns 350 <sub>.</sub> 0	ins 400,0ns
inp inp	D0	0 )	20 \	40 )	60	(80 )	100 X	120	140 (160
<b>iii</b> — shift	0								
autp 🚭	DO	0	20	(40	60	(160	(200	240	24 \{-

Figure 6.12 Simulation results of example 6.9.

#### LOOP (Simple Barrel Shifter) ...

```
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
 ENTITY barrel IS
     GENERIC (n: INTEGER := 8);
     PORT ( inp: IN STD LOGIC VECTOR (n-1 DOWNTO 0);
             shift: IN INTEGER RANGE 0 TO 1;
            outp: OUT STD LOGIC VECTOR (n-1 DOWNTO 0));
10 END barrel;
12 ARCHITECTURE RTL OF barrel IS
13 BEGIN
     PROCESS (inp, shift)
14
15
    BEGIN
16
        IF (shift=0) THEN
           outp <= inp;
17
18
      ELSE
         outp(0) <= '0';
19
          FOR i IN 1 TO inp'HIGH LOOP
20
           outp(i) \le inp(i-1);
21
22
         END LOOP;
23
        END IF;
24
     END PROCESS;
25 END RTL;
```

## LOOP (Example: Leading Zeros)

		C	100,0	Ons	200	0.Ons	30	0.0ns	400	.Ons	50	0.0ns	600	O.Ons
<b>ਛ</b> data	DO	0 )(	1 )(	2	3	4	) 5	) 6	7	8	) 9	(10	11	12 1
zeros zeros	D8	8 X	7	X	6	X		5		$X_{-}$		4		

Figure 6.13 Simulation results of example 6.10.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

FINTITY LeadingZeros IS
PORT ( data: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
zeros: OUT INTEGER RANGE 0 TO 8);

END LeadingZeros;
```

#### LOOP (Example: Leading Zeros) • • •

```
10 ARCHITECTURE behavior OF LeadingZeros IS
11 BEGIN
12
      PROCESS (data)
13
         VARIABLE count: INTEGER RANGE 0 TO 8;
14
     BEGIN
15
         count := 0;
16
         FOR i IN data'RANGE LOOP
17
            CASE data(i) IS
18
               WHEN '0' => count := count + 1;
19
               WHEN OTHERS => EXIT;
20
            END CASE;
21
         END LOOP;
22
         zeros <= count;
23
     END PROCESS;
24 END behavior;
```

#### **CASE** versus IF

• After optimization, the general tendency is for a circuit synthesized from a VHDL code based on IF not to differ from that based on CASE.

```
---- With IF: ----- With CASE: ---- With CASE:
```

#### **CASE** versus WHEN

Table 6.1 Comparison between WHEN and CASE.

	WHEN	CASE	
Statement type	Concurrent	Sequential	
Usage	Only outside PROCESSES, FUNCTIONS, or PROCEDURES	Only inside PROCESSES, FUNCTIONS, or PROCEDURES	
All permutations must be tested	Yes for WITH/SELECT/WHEN	Yes	
Max. # of assignments per test	1	Any	
No-action keyword	UNAFFECTED	NULL	

# **Bad Clocking**

```
PROCESS (clk)
BEGIN
   IF(clk'EVENT AND clk='1') THEN
      counter <= counter + 1;
   ELSIF(clk'EVENT AND clk='0') THEN
      counter <= counter + 1;
   END IF;
                   PROCESS (clk)
                   BEGIN
END PROCESS;
                      IF(clk'EVENT) THEN
                         counter := counter + 1;
                      END IF;
                                               PROCESS (clk)
                                               BEGIN
                   END PROCESS;
                                                  counter := counter + 1;
                                               END PROCESS;
```

# Example: RAM




Figure 6.14 RAM circuit of example 6.11.

# Example: RAM ...

```
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
5
  ENTITY ram IS
  GENERIC (bits: INTEGER := 8; -- # of bits per word
            words: INTEGER := 16); -- # of words in the memory
7
     PORT ( wr_ena, clk: IN STD_LOGIC;
8
9
             addr: IN INTEGER RANGE 0 TO words-1;
10
             data in: IN STD LOGIC VECTOR (bits-1 DOWNTO 0);
11
             data out: OUT STD LOGIC VECTOR (bits-1 DOWNTO 0));
12 END ram;
```

# Example: RAM ...


```
14 ARCHITECTURE ram OF ram IS
15
      TYPE vector array IS ARRAY (0 TO words-1) OF
16
         STD LOGIC VECTOR (bits-1 DOWNTO 0);
17
      SIGNAL memory: vector array;
18 BEGIN
19
      PROCESS (clk, wr ena)
20
     BEGIN
21
         IF (wr ena='1') THEN
22
            IF (clk'EVENT AND clk='1') THEN
23
                memory(addr) <= data in;</pre>
24
            END IF;
25
         END IF;
26
     END PROCESS;
27
      data out <= memory(addr);</pre>
28 END ram;
29
```

# **Using Sequential Code to Design Combinational Circuits**

• Rule 1: Make sure that all input signals used (read) in the PROCESS appear in its sensitivity list.

• Rule 2: Make sure that all combinations of the input/output signals are included in the code.

## **Example: Bad Combinational Design**



sel	X	У
00	a	0
01	b	1
10	С	
11	d	

sel	X	У
00	a	0
01	b	1
10	С	У
11	d	У

sel	X	У
00	a	0
01	b	1
10	С	X
11	d	X

(a)

(b)

(c)

(d)

Figure 6.16

Circuit of example 6.12: (a) top-level diagram, (b) specifications provided, (c) implemented truth-table, and (d) the right approach.

## **Example: Bad Combinational Design**

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY example IS
PORT (a, b, c, d: IN STD_LOGIC;
sel: IN INTEGER RANGE 0 TO 3;
x, y: OUT STD_LOGIC);

END example;
```

## **Example: Bad Combinational Design**

```
11 ARCHITECTURE example OF example IS
12 BEGIN
13
      PROCESS (a, b, c, d, sel)
14
      BEGIN
15
         IF (sel=0) THEN
16
            x \le a;
17
            y <= '0';
18
         ELSIF (sel=1) THEN
19
            x \le b;
20
            y <= '1';
21
         ELSIF (sel=2) THEN
22
            x <= c;
23
        ELSE
24
           x \le d;
25
         END IF;
26
      END PROCESS;
27 END example;
```

# Thanks for your attention

Don't forget

Problems!!!

#### **Next session**

- 7 Signals and Variables
  - 7.1 CONSTANT
  - 7.2 SIGNAL
  - 7.3 VARIABLE
  - 7.4 SIGNAL versus VARIABLE
  - 7.5 Number of Registers
  - 7.6 Problems