# Circuit Design with VHDL

Chapter 6: Code structure and Composition

**Instructor: Ali Jahanian** 

### **Outline**

#### • I-CIRCUIT DESIGN

- 2 Code Structure
  - 2.1 Fundamental VHDL Units
  - 2.2 LIBRARY Declarations
  - 2.3 ENTITY
  - 2.4 ARCHITECTURE
  - 2.5 Introductory Examples

## **Fundamental VHDL Units**




Figure 2.1 Fundamental sections of a basic VHDL code.

## LIBRARY




Figure 2.2 Fundamental parts of a LIBRARY.

#### **LIBRARY Declarations**

To declare a LIBRARY

```
LIBRARY library_name;
USE library_name.package_name.package_parts;
```

At least three packages, from three different libraries, are usually needed in a design:

- ieee.std\_logic\_1164 (from the ieee library),
- standard (from the std library), and
- work (work library).

### LIBRARY Declarations ...

#### specifies a multi-level logic system

```
LIBRARY ieee;

USE ieee.std_logic_1164.all;

-- the end of a statement or

LIBRARY std;

USE std.standard.all;

LIBRARY work;

USE work.all;

-- A semi-colon (;) indicates

-- the end of a statement or

-- declaration, while a double

-- dash (--) indicates a comment.
```

where we save our design

only the *ieee* library must be explicitly written

# ieee library

- *std\_logic\_1164* 
  - STD\_LOGIC (8 levels)
  - STD\_ULOGIC (9 levels)
- std\_logic\_arith
  - the SIGNED and UNSIGNED data types
  - arithmetic and comparison operations
  - data conversion functions
- std\_logic\_signed
- std logic unsigned

#### ENTITY

• An ENTITY is a list with specifications of all input and output pins (PORTS) of the circuit.

```
ENTITY entity_name IS
    PORT (
        port_name : signal_mode signal_type;
        port_name : signal_mode signal_type;
        ...);
END entity_name;
```

BIT, STD\_LOGIC, INTEGER, etc.

IN, OUT, INOUT, or BUFFER

# Signal modes





Figure 2.3 Signal *modes*.

# Example (For ENTITY)



### ARCHITECTURE

- An architecture has two parts:
  - declarative part (optional),
  - code part


```
ARCHITECTURE architecture_name OF entity_name IS
    [declarations]

BEGIN
    (code)

END architecture_name;
```

[@Hwan08]

## Example (For ARCHITECTURE)



# **Introductory Examples**

#### 1- DFF with Asynchronous Reset




Figure 2.5 DFF with asynchronous reset.

10/11/2021 **13** 

# Introductory Examples ...

## 2 - DFF plus NAND Gate




Figure 2.7
DFF plus NAND gate.

# **DFF** with Asynchronous Reset

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY dff IS

PORT ( d, clk, rst: IN STD_LOGIC;
q: OUT STD_LOGIC);

END dff;
```




Figure 2.5 DFF with asynchronous reset.

# DFF with Asynchronous Reset ...

```
ARCHITECTURE behavior OF dff IS
BEGIN
   PROCESS (rst, clk)
   BEGIN
      IF (rst='1') THEN
         q \le '0';
      ELSIF (clk'EVENT AND clk='1') THEN
         q \le d;
      END IF;
   END PROCESS;
END behavior;
```




Figure 2.5 DFF with asynchronous reset.

Note: VHDL is not case sensitive.

# DFF with Asynchronous Reset ...

#### • Simulation result




Figure 2.6 Simulation results of example 2.1.

# **DFF plus NAND Gate**

```
ENTITY example IS
   PORT ( a, b, clk: IN BIT;
          q: OUT BIT);
END example;
ARCHITECTURE example OF example IS
   SIGNAL temp : BIT;
BEGIN
   temp <= a NAND b;
   PROCESS (clk)
   BEGIN
      IF (clk'EVENT AND clk='1') THEN q<=temp;
      END IF;
   END PROCESS;
END example;
```




Figure 2.7 DFF plus NAND gate.

# DFF plus NAND Gate ...

#### • Simulation result




Figure 2.8 Simulation results of example 2.2.

#### **Next session**

#### 3 Data Types

- 3.1 Pre-Defined Data Types
- 3.2 User-Defined Data Types
- 3.3 Subtypes
- 3.4 Arrays
- 3.5 Port Array
- 3.6 Records
- 3.7 Signed and Unsigned Data Types
- 3.8 Data Conversion
- 3.9 Summary
- 3.10 Additional Examples