Circuit Design with VHDL Chapter 10

Instructor: Ali Jahanian

Outline

• I-CIRCUIT DESIGN

- 5 Concurrent Code
 - 5.1 Concurrent versus Sequential
 - 5.2 Using Operators
 - 5.3 WHEN (Simple and Selected)
 - **5.4 GENERATE**
 - 5.5 BLOCK
 - 5.6 Problems

VHDL code

- VHDL code can be:
 - concurrent (parallel)
 - This chapter
 - Sequential
 - Chapter 6

• Combinational versus Sequential Logic




Figure 5.1 Combinational (a) versus sequential (b) logic.

A common mistake




Figure 5.2 RAM model.

- Combinational versus Sequential Code
 - VHDL code is inherently concurrent (parallel)
- Only statements placed inside a
 - PROCESS,
 - FUNCTION,
 - PROCEDURE

These are concurrent with any other (external) statements.

are sequential.

Concurrent code is also called dataflow code.

As an example:

```
stat1 stat3 stat1
stat2 \equiv stat2 \equiv stat3 \equiv etc.
stat3 stat1 stat2
```

In general we can only build,

- combinational logic circuits with concurrent code.
- sequential logic circuits with sequential code.

- In summary, in concurrent code the following can be used:
 - Operators;
 - The WHEN statement;
 - The GENERATE statement;
 - The BLOCK statement.

Using Operators

• Section 4.1

Table 5.1 Operators.

Operator type	Operators	Data types
Logical	NOT, AND, NAND, OR, NOR, XOR, XNOR	BIT, BIT_VECTOR, STD_LOGIC, STD_LOGIC_VECTOR, STD_ULOGIC, STD_ULOGIC_VECTOR
Arithmetic	+, -, *, /, ** (mod, rem, abs)	INTEGER, SIGNED, UNSIGNED
Comparison	=, /=, <, >, <=, >=	All above
Shift	sll, srl, sla, sra, rol, ror	BIT_VECTOR
Concatenation	&, (,,,)	Same as for logical operators, plus SIGNED and UNSIGNED

Using Operators (Example 5.1: Multiplexer #1)




Figure 5.3 Multiplexer of example 5.1.




Figure 5.4 Simulation results of example 5.1.

Using Operators (Example 5.1: Multiplexer #1)

```
LIBRARY ieee;
   USE ieee.std logic 1164.all;
5
  ENTITY mux IS
     PORT (a, b, c, d, s0, s1: IN STD LOGIC;
6
            y: OUT STD LOGIC);
8
  END mux;
9
10 ARCHITECTURE pure logic OF mux IS
11 BEGIN
12 y \le (a AND NOT s1 AND NOT s0) OR
13
           (b AND NOT s1 AND s0) OR
14
           (c AND s1 AND NOT s0) OR
15
           (d AND s1 AND s0);
16 END pure logic;
```

WHEN (Simple and Selected)

• WHEN / ELSE:

```
assignment WHEN condition ELSE assignment WHEN condition ELSE ...;
```

OTHERS, UNAFFECTED

• WITH / SELECT / WHEN:

```
WITH identifier SELECT assignment WHEN value, assignment WHEN value, ...;
```

WHEN (Examples)

WHEN (Example 5.2: Multiplexer #2)

```
----- Solution 1: with WHEN/ELSE -----
  LIBRARY ieee;
  USE ieee.std logic 1164.all;
5
  ENTITY mux IS
6
     PORT ( a, b, c, d: IN STD LOGIC;
            sel: IN STD LOGIC VECTOR (1 DOWNTO 0);
8
            y: OUT STD LOGIC);
  END mux;
11 ARCHITECTURE mux1 OF mux IS
12 BEGIN
y \le a WHEN sel="00" ELSE
14 b WHEN sel="01" ELSE
15 c WHEN sel="10" ELSE
16
          d;
17 END mux1;
```

WHEN (Example 5.2: Multiplexer #2) ...

```
--- Solution 2: with WITH/SELECT/WHEN ----
 LIBRARY ieee;
  USE ieee.std logic 1164.all;
5
  ENTITY mux IS
6
     PORT ( a, b, c, d: IN STD LOGIC;
            sel: IN STD LOGIC VECTOR (1 DOWNTO 0);
8
            y: OUT STD LOGIC);
  END mux;
11 ARCHITECTURE mux2 OF mux IS
12 BEGIN
13 WITH sel SELECT
14 y <= a WHEN "00", -- notice "," instead of ";"
           b WHEN "01",
15
16
            c WHEN "10",
         d WHEN OTHERS; -- cannot be "d WHEN "11" "
17
18 END mux2;
```

WHEN (Example 5.2: Multiplexer #2) • • •

```
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
3
5
  ENTITY mux IS
6
     PORT (a, b, c, d: IN STD LOGIC;
            sel: IN INTEGER RANGE 0 TO 3;
8
            y: OUT STD LOGIC);
9
  END mux;
10 ---- Solution 1: with WHEN/ELSE -----
11 ARCHITECTURE mux1 OF mux IS
12 BEGIN
13 y \le a WHEN sel=0 ELSE
14
         b WHEN sel=1 ELSE
15
           c WHEN sel=2 ELSE
16
          d;
17 END mux1;
```

WHEN (Example 5.2: Multiplexer #2) • • •

```
18 -- Solution 2: with WITH/SELECT/WHEN -----

19 ARCHITECTURE mux2 OF mux IS

20 BEGIN

21 WITH sel SELECT

22 y <= a WHEN 0,

23 b WHEN 1,

24 c WHEN 2,

25 d WHEN 3; -- here, 3 or OTHERS are equivalent,

26 END mux2; -- for all options are tested anyway
```

WHEN (Example 5.3: Tri-state Buffer)




Figure 5.6 Tri-state buffer of example 5.3.

		100.0ns	200.0ns	300.0ns	400.0ns	500.0ns	600.0ns	700,0ns	800.0ns	900.0	
ena	1	•		•							
input input	DO	0	1	X	2	3	\supset	4	(5	X	
output output	DZ	Z			X 2	2 / 3)(4		χ 5	

Figure 5.7 Simulation results of example 5.3.

WHEN (Example 5.3: Tri-state Buffer) ...

```
LIBRARY ieee;
   USE ieee.std logic 1164.all;
3
4
   ENTITY tri state IS
      PORT ( ena: IN STD LOGIC;
6
              input: IN STD LOGIC VECTOR (7 DOWNTO 0);
             output: OUT STD LOGIC VECTOR (7 DOWNTO 0));
8
   END tri state;
9
10 ARCHITECTURE tri_state OF tri_state IS
11 BEGIN
     output <= input WHEN (ena='0') ELSE
12
13
                 (OTHERS \Rightarrow 'Z');
14 END tri state;
```

WHEN (Example 5.4: Encoder)




Figure 5.8 Encoder of example 5.4.

		100.0ns		Ons	200,0ns		300,0ns		400.0	Ons
×	DO	0)	1)	2)	4	8)	16	32	64	128
Д	DΖ	Z	(0	1	2	3	4	5	6	7

Figure 5.9 Simulation results of example 5.4.


WHEN (Example 5.4: Encoder) ...

```
--- Solution 1: with WHEN/ELSE -----
  LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  ENTITY encoder IS
6
     PORT ( x: IN STD LOGIC VECTOR (7 DOWNTO 0);
            y: OUT STD_LOGIC_VECTOR (2 DOWNTO 0));
7
  END encoder;
10 ARCHITECTURE encoder1 OF encoder IS
11 BEGIN
     y <= "000" WHEN x="0000001" ELSE
12
            "001" WHEN x="00000010" ELSE
13
             "010" WHEN x="00000100" ELSE
14
             "011" WHEN x="00001000" ELSE
15
             "100" WHEN x="00010000" ELSE
16
17
            "101" WHEN x="00100000" ELSE
            "110" WHEN x="01000000" ELSE
18
19
            "111" WHEN x="10000000" ELSE
20
            "ZZZ";
21 END encoder1;
```

WHEN (Example 5.4: Encoder) ...

```
--- Solution 2: with WITH/SELECT/WHEN -----
  LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  ENTITY encoder IS
      PORT ( x: IN STD LOGIC VECTOR (7 DOWNTO 0);
             y: OUT STD LOGIC_VECTOR (2 DOWNTO 0));
  END encoder;
10 ARCHITECTURE encoder 2 OF encoder IS
11 BEGIN
12
     WITH x SELECT
13
        y <= "000" WHEN "0000001",
14
                "001" WHEN "00000010",
15
                "010" WHEN "00000100",
                "011" WHEN "00001000",
16
17
                "100" WHEN "00010000",
                "101" WHEN "00100000",
18
19
                "110" WHEN "01000000",
                "111" WHEN "10000000",
20
21
                "ZZZ" WHEN OTHERS;
22 END encoder2;
```

Do you know any solution for bigger Encoder?



sel	Operation	Function	Unit
0000	y <= a	Transfer a	
0001	y <= a+1	Increment a	
0010	y <= a-1	Decrement a	
0011	y <= b Transfer b		Arithmetic
0100	y <= b+1	Increment b	
0101	y <= b-1	Decrement b	
0110	y <= a+b	Add a and b	
0111	y <= a+b+cin	Add a and b with carry	
1000	y <= NOT a	Complement a	
1001	y <= NOT b	Complement b	
1010	y <= a AND b AND		
1011	y <= a OR b OR		Logic
1100	y <= a NAND b	NAND	
1101	y <= a NOR b	NOR	
1110	y <= a XOR b	XOR	
1111	y <= a XNOR b	XNOR	

```
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
   USE ieee.std logic unsigned.all;
4
5
  ENTITY ALU IS
      PORT (a, b: IN STD LOGIC VECTOR (7 DOWNTO 0);
                sel: IN STD LOGIC VECTOR (3 DOWNTO 0);
8
9
                cin: IN STD LOGIC;
10
                y: OUT STD LOGIC VECTOR (7 DOWNTO 0));
11 END ALU;
13 ARCHITECTURE dataflow OF ALU IS
14
      SIGNAL arith, logic: STD LOGIC VECTOR (7 DOWNTO 0);
15 BEGIN
```

```
16
      ---- Arithmetic unit: -----
17
      WITH sel(2 DOWNTO 0) SELECT
         arith <= a WHEN "000",
18
19
                      a+1 WHEN "001",
20
                      a-1 WHEN "010",
21
                      b WHEN "011",
22
                      b+1 WHEN "100",
23
                      b-1 WHEN "101",
24
                      a+b WHEN "110",
25
                      a+b+cin WHEN OTHERS;
```

```
26
      ---- Logic unit: -----
27
      WITH sel(2 DOWNTO 0) SELECT
28
         logic <= NOT a WHEN "000",
29
                   NOT b WHEN "001",
30
                   a AND b WHEN "010",
31
                   a OR b WHEN "011",
32
                   a NAND b WHEN "100",
33
                   a NOR b WHEN "101",
34
                   a XOR b WHEN "110",
35
                   NOT (a XOR b) WHEN OTHERS;
```

```
36 ----- Mux: ------
37 WITH sel(3) SELECT
38 y <= arith WHEN '0',
39 logic WHEN OTHERS;
40 END dataflow;
41 ------
```

GENERATE

- It is equivalent to the sequential statement LOOP
 - FOR / GENERATE:

```
label: FOR identifier IN range GENERATE
  (concurrent assignments)
END GENERATE;
```

- IF / GENERATE nested inside FOR / GENERATE:

```
label1: FOR identifier IN range GENERATE
...
label2: IF condition GENERATE
     (concurrent assignments)
END GENERATE;
...
END GENERATE;
```

GENERATE (Example)

```
SIGNAL x: BIT_VECTOR (7 DOWNTO 0);
SIGNAL y: BIT_VECTOR (15 DOWNTO 0);
SIGNAL z: BIT_VECTOR (7 DOWNTO 0);
...
G1: FOR i IN x'RANGE GENERATE
   z(i) <= x(i) AND y(i+8);
END GENERATE;</pre>
```

```
NotOK: FOR i IN 0 TO choice GENERATE (concurrent statements)
END GENERATE;
```

GENERATE (Example 5.6: Vector Shifter)

row(0): 0 0 0 0 <u>1 1 1 1 1</u>

row(1): 0 0 0 <u>1 1 1 1</u> 0

row(2): 0 0 <u>1 1 1 1 1</u> 0 0

row(3): 0 1 1 1 1 0 0 0

row(4): 1 1 1 1 0 0 0 0

		100.0ns	200.0ns	300.0ns	400,0ns	500.0ns	600.0ns	700.0ns	800.0r
inp inp	D3				3				
■ sel	DO	0	(1	\square	2	(3	=	4	5
outp	D3	3	(6	X	12	24	X	48	χ ο

Figure 5.12 Simulation results of example 5.6.

GENERATE (Example 5.6: Vector Shifter) ...

```
LIBRARY ieee;
  USE ieee.std logic 1164.all;
  ENTITY shifter IS
      PORT ( inp: IN STD LOGIC VECTOR (3 DOWNTO 0);
6
             sel: IN INTEGER RANGE 0 TO 4;
7
             outp: OUT STD LOGIC VECTOR (7 DOWNTO 0));
8
  END shifter;
11 ARCHITECTURE shifter OF shifter IS
12
      SUBTYPE vector IS STD LOGIC VECTOR (7 DOWNTO 0);
13
     TYPE matrix IS ARRAY (4 DOWNTO 0) OF vector;
14
     SIGNAL row: matrix;
15 BEGIN
16
     row(0) \le "0000" \& inp;
17 G1: FOR i IN 1 TO 4 GENERATE
         row(i) \le row(i-1)(6 DOWNTO 0) & '0';
18
19
    END GENERATE;
20
      outp <= row(sel);
21 END shifter;
```

BLOCK

Turning the overall code more readable and more manageable

Simple BLOCK

```
label: BLOCK
  [declarative part]
BEGIN
  (concurrent statements)
END BLOCK label;
```

Guarded BLOCK

```
label: BLOCK (guard expression)
  [declarative part]
BEGIN
  (concurrent guarded and unguarded statements)
END BLOCK label;
```

Simple BLOCK

```
ARCHITECTURE example ...
BEGIN
   block1: BLOCK
   BEGIN
      . . .
   END BLOCK block1
   block2: BLOCK
   BEGIN
   END BLOCK block2;
END example;
```

```
b1: BLOCK

SIGNAL a: STD_LOGIC;

BEGIN

a <= input_sig WHEN ena='1' ELSE 'Z';

END BLOCK b1;
```

BLOCK ...

 A BLOCK (simple or guarded) can be nested inside another BLOCK

```
label1: BLOCK
  [declarative part of top block]
BEGIN
  [concurrent statements of top block]
label2: BLOCK
  [declarative part nested block]
BEGIN
  (concurrent statements of nested block)
END BLOCK label2;
  [more concurrent statements of top block]
END BLOCK label1;
```

BLOCK (Example 5.7: Latch Implemented with a Guarded BLOCK)

```
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
5
  ENTITY latch IS
6
     PORT (d, clk: IN STD LOGIC;
7
           q: OUT STD LOGIC);
  END latch;
10 ARCHITECTURE latch OF latch IS
11 BEGIN
12
  b1: BLOCK (clk='1')
13 BEGIN
14 q <= GUARDED d;
15 END BLOCK b1;
16 END latch;
```

BLOCK (Example 5.8: DFF Implemented with a Guarded BLOCK)

```
2
  LIBRARY ieee;
  USE ieee.std logic 1164.all;
  ENTITY dff IS
5
6
     PORT ( d, clk, rst: IN STD LOGIC;
7
            q: OUT STD LOGIC);
8
  END dff;
10 ARCHITECTURE dff OF dff IS
11 BEGIN
   b1: BLOCK (clk'EVENT AND clk='1')
12
13 BEGIN
14
        q <= GUARDED '0' WHEN rst='1' ELSE d;
15 END BLOCK b1;
16 END dff;
```

Thanks for your attention

Don't forget

Problems!!!

Next session

6 Sequential Code

- 6.1 PROCESS
- 6.2 Signals and Variables
- 6.3 IF
- **6.4 WAIT**
- **6.5 CASE**
- 6.6 LOOP
- 6.7 CASE versus IF
- 6.8 CASE versus WHEN
- 6.9 Bad Clocking
- 6.10 Using Sequential Code to Design Combinational Circuits