Circuit Design with VHDL

Chapter 7-8: Predefined and user-defined Data Types

Instructor: Ali Jahanian

Outline

I-CIRCUIT DESIGN

- 3 Data Types
 - 3.1 Pre-Defined Data Types
 - 3.2 User-Defined Data Types
 - 3.3 Subtypes
 - 3.4 Arrays
 - 3.5 Port Array
 - 3.6 Records
 - 3.7 Signed and Unsigned Data Types
 - 3.8 Data Conversion
 - 3.9 Summary
 - 3.10 Additional Examples

Data Types

- In this chapter:
 - all fundamental data types are described, with special emphasis on those that are synthesizable.

 Discussions on data compatibility and data conversion are also included.

• VHDL contains a series of pre-defined data types, specified through the IEEE 1076 and IEEE 1164 standards.

• BIT (and BIT_VECTOR): 2-level logic ('0', '1').

```
SIGNAL x: BIT;
-- x is declared as a one-digit signal of type BIT.

SIGNAL y: BIT_VECTOR (3 DOWNTO 0);
-- y is a 4-bit vector, with the leftmost bit being the MSB.

SIGNAL w: BIT_VECTOR (0 TO 7);
-- w is an 8-bit vector, with the rightmost bit being the MSB.
```

```
x <= '1';
-- x is a single-bit signal (as specified above), whose value is
-- '1'. Notice that single quotes (' ') are used for a single bit.
y <= "0111";
-- y is a 4-bit signal (as specified above), whose value is "0111"
-- (MSB='0'). Notice that double quotes (" ") are used for
-- vectors.
w <= "01110001";
-- w is an 8-bit signal, whose value is "01110001" (MSB='1').</pre>
```

- STD_LOGIC (and STD_LOGIC_VECTOR)
 - 8-valued logic system introduced in the IEEE 1164 standard.

```
'X' Forcing Unknown (synthesizable unknown)
```

'0' Forcing Low (synthesizable logic '1')

'1' Forcing High (synthesizable logic '0')

'Z' High impedance (synthesizable tri-state buffer)

'W' Weak unknown

'L' Weak low

'H' Weak high

'-' Don't care

```
SIGNAL x: STD_LOGIC;

-- x is declared as a one-digit (scalar) signal of type STD_LOGIC.

SIGNAL y: STD_LOGIC_VECTOR (3 DOWNTO 0) := "0001";

-- y is declared as a 4-bit vector, with the leftmost bit being

-- the MSB. The initial value (optional) of y is "0001". Notice

-- that the ":=" operator is used to establish the initial value.
```

Resolved logic system

Table 3.1
Resolved logic system (STD_LOGIC).

	Х	0	1	Z	W	L	Н	-
Х	Х	Х	Х	Х	Х	Х	Х	Х
0	Х	0	X	0	0	0	0	Х
1	Х	Х	1	1	1	1	1	Х
Z	Х	0	1	\mathbf{z}	W	L	H	Х
W	Х	0	1	W	W	W	W	Х
L	Х	0	1	L	W	L	W	Х
Н	Х	0	1	H	W	W	H	Х
-	Х	X	Х	X	X	Х	X	Х

- STD_ULOGIC (STD_ULOGIC_VECTOR)
 - 9-level logic system introduced in the IEEE 1164 standard ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-').
 - 'U' stands for unresolved

- Notes:
 - STD_ULOGIC type cannot be used for multiple-drived signals.
 - STD_LOGIC is a resolved version of STD_ULOGC

- BOOLEAN: True, False.
- **INTEGER:** 32-bit integers (from -2,147,483,647 to +2,147,483,647).
- NATURAL: Non-negative integers (from 0 to +2,147,483,647).
- **REAL:** Real numbers ranging from 1.0E38 to +1.0E38.
 - Not synthesizable.
- **Physical literals:** Used to inform physical quantities, like time, voltage, etc. Useful in simulations.
 - Not synthesizable.
- Character literals: Single ASCII character or a string of such characters.
 - Not synthesizable.

10/20/2021 11

Examples

```
x0 <= '0';
                       -- bit, std logic, or std ulogic value '0'
x1 \le "000111111";
                       -- bit vector, std logic vector,
                       -- std_ulogic_vector, signed, or unsigned
x2 <= "0001 1111";
                       -- underscore allowed to ease visualization
x3 <= "101111"
                       -- binary representation of decimal 47
x4 \le B"101111"
                       -- binary representation of decimal 47
x5 \le 0"57"
                       -- octal representation of decimal 47
x6 \le X"2F"
                       -- hexadecimal representation of decimal 47
n \le 1200;
                       -- integer
m \le 1 200;
                       -- integer, underscore allowed
IF ready THEN...
                       -- Boolean, executed if ready=TRUE
y \le 1.2E-5;
                       -- real, not synthesizable
q <= d after 10 ns;
                       -- physical, not synthesizable
```

```
SIGNAL a: BIT;

SIGNAL b: BIT_VECTOR(7 DOWNTO 0);

SIGNAL c: STD_LOGIC;

SIGNAL d: STD_LOGIC_VECTOR(7 DOWNTO 0);

SIGNAL e: INTEGER RANGE 0 TO 255;

a <= c;

b <= d;
```

10/20/2021

 $e \le d;$

User-Defined Data Types

Integer

```
TYPE integer IS RANGE -2147483647 TO +2147483647;

-- This is indeed the pre-defined type INTEGER.

TYPE natural IS RANGE 0 TO +2147483647;

-- This is indeed the pre-defined type NATURAL.

TYPE my_integer IS RANGE -32 TO 32;

-- A user-defined subset of integers.

TYPE student_grade IS RANGE 0 TO 100;

-- A user-defined subset of integers or naturals.
```

Enumerated

```
TYPE bit IS ('0', '1');

-- This is indeed the pre-defined type BIT

TYPE my_logic IS ('0', '1', 'Z');

-- A user-defined subset of std_logic.
```

Enumerated

```
TYPE bit_vector IS ARRAY (NATURAL RANGE <>) OF BIT;

-- This is indeed the pre-defined type BIT_VECTOR.

-- RANGE <> is used to indicate that the range is unconstrained.

-- NATURAL RANGE <>, on the other hand, indicates that the only

-- restriction is that the range must fall within the NATURAL

-- range.

TYPE state IS (idle, forward, backward, stop);

-- An enumerated data type, typical of finite state machines.

TYPE color IS (red, green, blue, white);

-- Another enumerated data type.
```

Subtypes

• A SUBTYPE is a TYPE with a constraint.

• The main reason for using a subtype rather than specifying a new type is that, though operations between data of different types are not allowed, they are allowed between a subtype and its corresponding base type.

Subtypes ...

```
SUBTYPE natural IS INTEGER RANGE 0 TO INTEGER'HIGH;
-- As expected, NATURAL is a subtype (subset) of INTEGER.
SUBTYPE my logic IS STD LOGIC RANGE '0' TO 'Z';
-- Recall that STD_LOGIC=('X','0','1','Z','W','L','H','-').
-- Therefore, my_logic=('0','1','Z').
SUBTYPE my color IS color RANGE red TO blue;
-- Since color=(red, green, blue, white), then
-- my color=(red, green, blue).
SUBTYPE small integer IS INTEGER RANGE -32 TO 32;
-- A subtype of INTEGER.
```

Subtypes ...

```
SUBTYPE my_logic IS STD_LOGIC RANGE '0' TO '1';
SIGNAL a: BIT;
SIGNAL b: STD_LOGIC;
SIGNAL c: my_logic;
...
b <= a;    -- illegal (type mismatch: BIT versus STD_LOGIC)
b <= c;    -- legal (same "base" type: STD_LOGIC)</pre>
```

Arrays

• Arrays are collections of objects of the same type.




Figure 3.1 Illustration of (a) scalar, (b) 1D, (c) 1Dx1D, and (d) 2D data arrays.

There are no pre-defined 2D or 1Dx1D arrays

To specify a new array type:

```
TYPE type_name IS ARRAY (specification) OF data_type;
```

To make use of the new array type:

```
SIGNAL signal_name: type_name [:= initial_value];
```

Example: 1Dx1D array

```
TYPE row IS ARRAY (7 DOWNTO 0) OF STD_LOGIC; -- 1D array

TYPE matrix IS ARRAY (0 TO 3) OF row; -- 1Dx1D array

SIGNAL x: matrix; -- 1Dx1D signal
```

Another Example: 1Dx1D array

```
TYPE matrix IS ARRAY (0 TO 3) OF STD LOGIC VECTOR(7 DOWNTO 0);
```

Example: 2D array

```
TYPE matrix2D IS ARRAY (0 TO 3, 7 DOWNTO 0) OF STD_LOGIC;
```

Example: Array initialization

```
... :="0001";
... :=('0','0','0','1')
... :=(('0','1','1','1'), ('1','1','1','0'));
-- for 1D array
... :=(('0','1','1','1'), ('1','1','1','0'));
-- 2D array
```

Example: Legal and illegal array assignments

```
TYPE row IS ARRAY (7 DOWNTO 0) OF STD LOGIC;
                                                     -- 1D array
TYPE arrayl IS ARRAY (0 TO 3) OF row;
                                                      -- 1Dx1D array
TYPE array2 IS ARRAY (0 TO 3) OF STD LOGIC VECTOR(7 DOWNTO 0);
                                                      -- 1Dx1D
TYPE array3 IS ARRAY (0 TO 3, 7 DOWNTO 0) OF STD LOGIC;
                                                      -- 2D array
SIGNAL x: row;
SIGNAL y: array1;
SIGNAL v: array2;
SIGNAL w: array3;
```

Example: Legal and illegal array assignments

```
x(0) \le y(1)(2);

x(1) \le v(2)(3);

x(2) \le w(2,1);

y(1)(1) \le x(6);

y(2)(0) \le v(0)(0);

y(0)(0) \le w(3,3);

w(1,1) \le x(7);

w(3,0) \le v(0)(3);
```

```
x \le y(0);
                              -- legal (same data types: ROW)
x \le v(1);
                              -- illegal (type mismatch: ROW x
                              -- STD LOGIC VECTOR)
                              -- illegal (w must have 2D index)
x \le w(2);
x <= w(2, 2 DOWNTO 0); -- illegal (type mismatch: ROW x
                              -- STD LOGIC)
v(0) <= w(2, 2 DOWNTO 0); -- illegal (mismatch: STD LOGIC VECTOR
                              -- x STD LOGIC)
v(0) \le w(2);
                             -- illegal (w must have 2D index)
y(1) \le v(3);
                              -- illegal (type mismatch: ROW x
                              -- STD LOGIC VECTOR)
y(1)(7 \text{ DOWNTO } 3) \le x(4 \text{ DOWNTO } 0); -- legal (same type,
                                            -- same size)
v(1)(7 \text{ DOWNTO } 3) \le v(2)(4 \text{ DOWNTO } 0); -- \text{ legal (same type,}
                                            -- same size)
w(1, 5 \text{ DOWNTO } 1) \le v(2)(4 \text{ DOWNTO } 0); -- \text{ illegal (type mismatch)}
```

Port Array

• There are no pre-defined data types of more than one dimension

• we might need to specify the ports as arrays of vectors.

Port Array ...

```
LIBRARY ieee;

USE ieee.std_logic_1164.all;

PACKAGE my_data_types IS

TYPE vector_array IS ARRAY (NATURAL RANGE <>) OF

STD_LOGIC_VECTOR(7 DOWNTO 0);

END my_data_types;
```

Port Array ...

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE work.my_data_types.all; -- user-defined package
------
ENTITY mux IS
    PORT (inp: IN VECTOR_ARRAY (0 TO 3);
    ...);
END mux;
...;
```

Records

• Records are similar to arrays, with the only difference that they contain objects of different types.

```
TYPE birthday IS RECORD

day: INTEGER RANGE 1 TO 31;

month: month_name;

END RECORD;
```

Signed and Unsigned Data Types

• these types are defined in the *std_logic_arith* package.

```
SIGNAL x: SIGNED (7 DOWNTO 0);
SIGNAL y: UNSIGNED (0 TO 3);
```

Signed and Unsigned Data Types ...

Example: Legal and illegal operations with signed/unsigned data types.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all; -- extra package necessary
...
SIGNAL a: IN SIGNED (7 DOWNTO 0);
SIGNAL b: IN SIGNED (7 DOWNTO 0);
SIGNAL x: OUT SIGNED (7 DOWNTO 0);
...
v <= a + b; -- legal (arithmetic operation OK)
w <= a AND b; -- illegal (logical operation not OK)</pre>
```

Signed and Unsigned Data Types ...

Example: Legal and illegal operations with std_logic_vector.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all; -- no extra package required
...

SIGNAL a: IN STD_LOGIC_VECTOR (7 DOWNTO 0);

SIGNAL b: IN STD_LOGIC_VECTOR (7 DOWNTO 0);

SIGNAL x: OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
...

v <= a + b; -- illegal (arithmetic operation not OK)

w <= a AND b; -- legal (logical operation OK)
```

Signed and Unsigned Data Types ...

```
LIBRARY ieee;

USE ieee.std_logic_1164.all;

USE ieee.std_logic_unsigned.all; -- extra package included

...

SIGNAL a: IN STD_LOGIC_VECTOR (7 DOWNTO 0);

SIGNAL b: IN STD_LOGIC_VECTOR (7 DOWNTO 0);

SIGNAL x: OUT STD_LOGIC_VECTOR (7 DOWNTO 0);

...

v <= a + b; -- legal (arithmetic operation OK), unsigned w <= a AND b; -- legal (logical operation OK)
```

Data Conversion

- Write a piece of VHDL code.
- Invoke a FUNCTION from a pre-defined PACKAGE.

```
TYPE long IS INTEGER RANGE -100 TO 100;

TYPE short IS INTEGER RANGE -10 TO 10;

SIGNAL x : short;

SIGNAL y : long;

...

y <= 2*x + 5; -- error, type mismatch

y <= long(2*x + 5); -- OK, result converted into type long

straightforward conversion functions
```

Data Conversion...

- conv_integer(p):
 - Converts a parameter p of type INTEGER, UNSIGNED, SIGNED, or STD_ULOGIC to an INTEGER value. Notice that STD_LOGIC_VECTOR is not included.
- conv_unsigned(p, b):
 - Converts a parameter p of type INTEGER, UNSIGNED, SIGNED, or STD_ULOGIC to an UNSIGNED value with size b bits.
- conv_signed(p, b):
 - Converts a parameter p of type INTEGER, UNSIGNED, SIGNED, or STD_ULOGIC to a SIGNED value with size b bits.

Data Conversion...

- conv_std_logic_vector(p, b):
 - Converts a parameter p of type INTEGER, UNSIGNED, SIGNED, or STD_LOGIC to a STD_LOGIC_VECTOR value with size b bits.

```
LIBRARY ieee;

USE ieee.std_logic_arith.all;

USE ieee.std_logic_arith.all;

...

SIGNAL a: IN UNSIGNED (7 DOWNTO 0);

SIGNAL b: IN UNSIGNED (7 DOWNTO 0);

SIGNAL y: OUT STD_LOGIC_VECTOR (7 DOWNTO 0);

...

y <= CONV_STD_LOGIC_VECTOR ((a+b), 8);

-- Legal operation: a+b is converted from UNSIGNED to an

-- 8-bit STD LOGIC VECTOR value, then assigned to y.
```

Summary

Table 3.2 Synthesizable data types.

Data types	Synthesizable values
BIT, BIT_VECTOR	'0', '1'
STD_LOGIC, STD_LOGIC_VECTOR	'X', '0', '1', 'Z' (resolved)
STD_ULOGIC, STD_ULOGIC_VECTOR	'X', '0', '1', 'Z' (unresolved)
BOOLEAN	True, False
NATURAL	From 0 to $+2$, 147, 483, 647
INTEGER	From $-2,147,483,647$ to $+2,147,483,647$
SIGNED	From $-2,147,483,647$ to $+2,147,483,647$
UNSIGNED	From 0 to $+2,147,483,647$
User-defined integer type	Subset of INTEGER
User-defined enumerated type	Collection enumerated by user
SUBTYPE	Subset of any type (pre- or user-defined)
ARRAY	Single-type collection of any type above
RECORD	Multiple-type collection of any types above

```
TYPE byte IS ARRAY (7 DOWNTO 0) OF STD LOGIC;
                                                          -- 1D
                                                          -- array
TYPE mem1 IS ARRAY (0 TO 3, 7 DOWNTO 0) OF STD LOGIC;
                                                          -- 2D
                                                          -- array
                                                          -- 1Dx1D
TYPE mem2 IS ARRAY (0 TO 3) OF byte;
                                                          -- array
TYPE mem3 IS ARRAY (0 TO 3) OF STD LOGIC VECTOR(0 TO 7); -- 1Dx1D
                                                          -- array
                                                 -- scalar signal
SIGNAL a: STD LOGIC;
SIGNAL b: BIT;
                                                 -- scalar signal
SIGNAL x: byte;
                                                 -- 1D signal
SIGNAL y: STD LOGIC VECTOR (7 DOWNTO 0);
                                                 -- 1D signal
SIGNAL v: BIT VECTOR (3 DOWNTO 0);
                                               -- 1D signal
SIGNAL z: STD LOGIC VECTOR (x'HIGH DOWNTO 0); -- 1D signal
SIGNAL w1: mem1;
                                                 -- 2D signal
SIGNAL w2: mem2;
                                                 -- 1Dx1D signal
SIGNAL w3: mem3;
                                                 -- 1Dx1D signal
```

```
x(2) \le a;
                  -- same types (STD LOGIC), correct indexing
y(0) \le x(0);
                   -- same types (STD LOGIC), correct indexing
z(7) <= x(5); -- same types (STD LOGIC), correct indexing
         -- same types (BIT), correct indexing
b \le v(3);
w1(0,0) \le x(3); -- same types (STD LOGIC), correct indexing
w1(2,5) \le y(7);
                    -- same types (STD LOGIC), correct indexing
w2(0)(0) \le x(2); -- same types (STD LOGIC), correct indexing
w2(2)(5) <= y(7); -- same types (STD LOGIC), correct indexing
w1(2,5) \le w2(3)(7); -- same types (STD LOGIC), correct indexing
----- Illegal scalar assignments: ------
b \le a;
                 -- type mismatch (BIT x STD LOGIC)
w1(0)(2) \le x(2); -- index of w1 must be 2D
w2(2,0) \le a; -- index of w2 must be 1Dx1D
```

```
----- Legal vector assignments: ---
x \le "111111110";
y \le ('1','1','1','1','1','1','0','Z');
z <= "11111" & "000";
x \ll (OTHERS => '1');
y \le (7 = > '0', 1 = > '0', OTHERS = > '1');
z \ll y;
y(2 DOWNTO 0) \le z(6 DOWNTO 4);
w2(0)(7 DOWNTO 0) \le "11110000";
w3(2) \le y;
z \le w3(1);
z(5 \text{ DOWNTO } 0) \le w3(1)(2 \text{ TO } 7);
w3(1) \le "00000000";
w3(1) \le (OTHERS => '0');
w2 <= ((OTHERS=>'0'),(OTHERS=>'0'),(OTHERS=>'0'),(OTHERS=>'0'));
(OTHERS=>'0'), (OTHERS=>'0'));
w1 <= ((OTHERS=>'Z'), "11110000", "11110000", (OTHERS=>'0'));
```

```
-- Example of data type independent array initialization:

FOR i IN 0 TO 3 LOOP

FOR j IN 7 DOWNTO 0 LOOP

x(j) <= '0';
y(j) <= '0';
z(j) <= '0';
w1(i,j) <= '0';
w2(i)(j) <= '0';
w3(i)(j) <= '0';
END LOOP;

END LOOP;
```

Additional Examples (Single Bit Versus Bit Vector)

```
ENTITY and 2 IS
                                 ENTITY and 2 IS
   PORT (a, b: IN BIT;
                                    PORT (a, b: IN BIT_VECTOR (0 TO 3);
                                          x: OUT BIT VECTOR (0 TO 3));
        x: OUT BIT);
END and2;
                                 END and2;
ARCHITECTURE and2 OF and2 IS
                                 ARCHITECTURE and OF and IS
BEGIN
                                 BEGIN
   x \le a AND b;
                                    x \le a AND b;
END and2;
                                 END and2;
```

Additional Examples (Single Bit Versus Bit Vector) ...




Figure 3.2 Circuits inferred from the codes of example 3.2.

Additional Examples (Adder)




Figure 3.3 4-bit adder of example 3.3.

Additional Examples (Adder) ...

```
---- Solution 1: in/out=SIGNED -----
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std logic arith.all;
ENTITY adder1 IS
   PORT (a, b: IN SIGNED (3 DOWNTO 0);
          sum : OUT SIGNED (4 DOWNTO 0));
END adder1;
ARCHITECTURE adder1 OF adder1 IS
BEGIN
   sum \le a + b;
END adder1;
```

Additional Examples (Adder) ...

```
----- Solution 2: out=INTEGER ------
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std_logic_arith.all;
ENTITY adder2 IS
   PORT (a, b: IN SIGNED (3 DOWNTO 0);
          sum : OUT INTEGER RANGE -16 TO 15);
END adder2;
ARCHITECTURE adder2 OF adder2 IS
BEGIN
   sum <= CONV INTEGER(a + b);</pre>
END adder2;
```

Thanks for your attention

Next session

4 Operators and Attributes

- 4.1 Operators
- 4.2 Attributes
- 4.3 User-Defined Attributes
- 4.4 Operator Overloading
- 4.5 GENERIC
- 4.6 Examples
- 4.7 Summary