



Circuit Design with VHDL

Chapter 14: Packages and Subprograms

Instructor: Ali Jahanian



Outline

II-SYSTEM DESIGN

10 Packages and Components

10.1 Introduction

10.2 PACKAGE

10.3 COMPONENT

10.4 PORT MAP

10.5 GENERIC MAP

10.6 Problems




Figure 10.1
Fundamental units of VHDL code.

PACKAGE

```
PACKAGE package_name IS  
    (declarations)  
END package_name;  
  
[PACKAGE BODY package_name IS  
    (FUNCTION and PROCEDURE descriptions)  
END package_name;]
```

- The first part is mandatory and contains all declarations.
 - The declarations list can contain the following: COMPONENT, FUNCTION, PROCEDURE, TYPE, CONSTANT, etc.

Example 10.1: Simple Package

```
1  -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  PACKAGE my_package IS
6      TYPE state IS (st1, st2, st3, st4);
7      TYPE color IS (red, green, blue);
8      CONSTANT vec: STD_LOGIC_VECTOR(7 DOWNT0 0) := "11111111";
9  END my_package;
10 -----
```

Example 10.2: Package with a Function

```
1  -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  PACKAGE my_package IS
6      TYPE state IS (st1, st2, st3, st4);
7      TYPE color IS (red, green, blue);
8      CONSTANT vec: STD_LOGIC_VECTOR(7 DOWNT0 0) := "11111111";
9      FUNCTION positive_edge(SIGNAL s: STD_LOGIC) RETURN BOOLEAN;
10 END my_package;
11 -----
12 PACKAGE BODY my_package IS
13     FUNCTION positive_edge(SIGNAL s: STD_LOGIC) RETURN BOOLEAN IS
14     BEGIN
15         RETURN (s'EVENT AND s='1');
16     END positive_edge;
17 END my_package;
18 -----
```

To make use of my_package

```
-----  
LIBRARY ieee;  
USE ieee.std_logic_1164.all;  
USE work.my_package.all;  
-----  
ENTITY...  
...  
ARCHITECTURE...  
...  
-----
```

COMPONENT

- It's simply a piece of conventional code that allowing the construction of hierarchical designs.
- It's also another way of partitioning a code and providing code sharing and code reuse.

COMPONENT

- COMPONENT declaration:

```
COMPONENT component_name IS
  PORT (
    port_name : signal_mode signal_type;
    port_name : signal_mode signal_type;
    ...);
END COMPONENT;
```

- COMPONENT instantiation:


```
label: component_name PORT MAP (port_list);
```

Example Component declaration & instantiation

```
----- COMPONENT declaration: -----  
COMPONENT inverter IS  
    PORT (a: IN STD_LOGIC; b: OUT STD_LOGIC);  
END COMPONENT;  
  
----- COMPONENT instantiation: -----  
U1: inverter PORT MAP (x, y);
```


Basic ways of declaring COMPONENTS

- declarations in the main code itself



Basic ways of declaring COMPONENTS ...

- declarations in a PACKAGE



Example 10.3: Components Declared in the Main Code





Figure 10.3
Circuit of example 10.3.

```
1  ----- File project.vhd: -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  ENTITY project IS
6      PORT (a, b, c, d: IN STD_LOGIC;
7            x, y: OUT STD_LOGIC);
8  END project;
9  -----
```

Example 10.3 ...

```
10 ARCHITECTURE structural OF project IS
11     -----
12     COMPONENT inverter IS
13         PORT (a: IN STD_LOGIC; b: OUT STD_LOGIC);
14     END COMPONENT;
15     -----
16     COMPONENT nand_2 IS
17         PORT (a, b: IN STD_LOGIC; c: OUT STD_LOGIC);
18     END COMPONENT;
19     -----
20     COMPONENT nand_3 IS
21         PORT (a, b, c: IN STD_LOGIC; d: OUT STD_LOGIC);
22     END COMPONENT;
23     -----
24     SIGNAL w: STD_LOGIC;
25 BEGIN
26     U1: inverter PORT MAP (b, w);
27     U2: nand_2 PORT MAP (a, b, x);
28     U3: nand_3 PORT MAP (w, c, d, y);
29 END structural;
30 -----
```

Example 10.3 ...(inverter.vhd)

```
1  ----- File inverter.vhd: -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  ENTITY inverter IS
6      PORT (a: IN STD_LOGIC; b: OUT STD_LOGIC);
7  END inverter;
8  -----
9  ARCHITECTURE inverter OF inverter IS
10 BEGIN
11     b <= NOT a;
12 END inverter;
13 -----
```

Example 10.3 ... (nand_2.vhd)

```
1  ----- File nand_2.vhd: -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  ENTITY nand_2 IS
6      PORT (a, b: IN STD_LOGIC; c: OUT STD_LOGIC);
7  END nand_2;
8  -----
9  ARCHITECTURE nand_2 OF nand_2 IS
10 BEGIN
11     c <= NOT (a AND b);
12 END nand_2;
13 -----
```


Example 10.3 ... (nand_3.vhd)

```
1  ----- File nand_3.vhd: -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  ENTITY nand_3 IS
6      PORT (a, b, c: IN STD_LOGIC; d: OUT STD_LOGIC);
7  END nand_3;
8  -----
9  ARCHITECTURE nand_3 OF nand_3 IS
10 BEGIN
11     d <= NOT (a AND b AND c);
12 END nand_3;
13 -----
```

Example 10.3 ...




Figure 10.4
Experimental results of example 10.3.

Example 10.4: Components Declared in a Package





Figure 10.3
Circuit of example 10.3.



Example 10.4 ...

```
1  ----- File inverter.vhd: -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  ENTITY inverter IS
6      PORT (a: IN STD_LOGIC; b: OUT STD_LOGIC);
7  END inverter;
8  -----
9  ARCHITECTURE inverter OF inverter IS
10 BEGIN
11     b <= NOT a;
12 END inverter;
13 -----
```

Example 10.4 ...

```
1  ----- File nand_2.vhd: -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  ENTITY nand_2 IS
6      PORT (a, b: IN STD_LOGIC; c: OUT STD_LOGIC);
7  END nand_2;
8  -----
9  ARCHITECTURE nand_2 OF nand_2 IS
10 BEGIN
11     c <= NOT (a AND b);
12 END nand_2;
13 -----
```

Example 10.4 ...

```
1  ----- File nand_3.vhd: -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  ENTITY nand_3 IS
6      PORT (a, b, c: IN STD_LOGIC; d: OUT STD_LOGIC);
7  END nand_3;
8  -----
9  ARCHITECTURE nand_3 OF nand_3 IS
10 BEGIN
11     d <= NOT (a AND b AND c);
12 END nand_3;
13 -----
```

Example 10.4 ...

```
1  ----- File my_components.vhd: -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  PACKAGE my_components IS
6      ----- inverter: -----
7      COMPONENT inverter IS
8          PORT (a: IN STD_LOGIC; b: OUT STD_LOGIC);
9      END COMPONENT;
10     ----- 2-input nand: ---
11     COMPONENT nand_2 IS
12         PORT (a, b: IN STD_LOGIC; c: OUT STD_LOGIC);
13     END COMPONENT;
14     ----- 3-input nand: ---
15     COMPONENT nand_3 IS
16         PORT (a, b, c: IN STD_LOGIC; d: OUT STD_LOGIC);
17     END COMPONENT;
18     -----
19 END my_components;
20 -----
```

Example 10.4 ...

```
1  ----- File project.vhd: -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  USE work.my_components.all;
5  -----
6  ENTITY project IS
7      PORT ( a, b, c, d: IN STD_LOGIC;
8              x, y: OUT STD_LOGIC);
9  END project;
10 -----
11 ARCHITECTURE structural OF project IS
12     SIGNAL w: STD_LOGIC;
13 BEGIN
14     U1: inverter PORT MAP (b, w);
15     U2: nand_2 PORT MAP (a, b, x);
16     U3: nand_3 PORT MAP (w, c, d, y);
17 END structural;
18 -----
```


PORT MAP

- There are two ways:
 - positional mapping
 - nominal mapping

```
COMPONENT inverter IS
  PORT (a: IN STD_LOGIC; b: OUT STD_LOGIC);
END COMPONENT;

...

U1: inverter PORT MAP (x, y);

U1: inverter PORT MAP (x=>a, y=>b);
```

Positional mapping is easier to write, but nominal mapping is less error-prone.

Ports can also be left unconnected (using the keyword OPEN). For example:

```
U2: my_circuit PORT MAP (x=>a, y=>b, w=>OPEN, z=>d);
```

GENERIC MAP

```
label: compon_name GENERIC MAP (param. list) PORT MAP (port list);
```

Introduction

- FUNCTIONS and PROCEDURES are collectively called *subprograms*.
 - From a construction point of view
 - they are very similar to a PROCESS (sequential code).
 - From the applications point of view
 - there is a fundamental difference between a PROCESS and a FUNCTION or PROCEDURE.
 - PROCESS: for immediate use in the main code
 - FUNCTIONS and PROCEDURES: mainly for LIBRARY allocation.

FUNCTION

- Its purpose:
 - data type conversions,
 - logical operations,
 - arithmetic computations,
 - new operators and attributes.
- By writing such code as a FUNCTION
 - it can be shared and reused,
 - propitiating the main code to be shorter and easier to understand.
- prohibitions in a function:
 - WAIT
 - SIGNAL declarations
 - COMPONENT instantiations.
- Two necessary parts of a function:
 - function body
 - A function call.

Function Body

```
FUNCTION function_name [<parameter list>] RETURN data_type IS
    [declarations]
BEGIN
    (sequential statements)
END function_name;
```

<parameter list> = [CONSTANT] constant_name: constant_type; or

<parameter list> = SIGNAL signal_name: signal_type; (VARIABLES are not allowed)
(No range specification)

```
FUNCTION f1 (a, b: INTEGER; SIGNAL c: STD_LOGIC_VECTOR)
    RETURN BOOLEAN IS
BEGIN
    (sequential statements)
END f1;
```

(the word “CONSTANT” can be omitted)

Function Call

```
x <= conv_integer(a);      -- converts a to an integer
                             -- (expression appears by itself)
y <= maximum(a, b);        -- returns the largest of a and b
                             -- (expression appears by itself)
IF x > maximum(a, b) ...    -- compares x to the largest of a, b
                             -- (expression associated to a
                             -- statement)
```

Example 11.1: Function positive_edge()

```
----- Function body: -----  
FUNCTION positive_edge(SIGNAL s: STD_LOGIC) RETURN BOOLEAN IS  
BEGIN  
    RETURN (s'EVENT AND s='1');  
END positive_edge;  
----- Function call: -----  
...  
IF positive_edge(clk) THEN...  
...  
-----
```

Example 11.2: Function conv_integer()

```
----- Function body: -----  
FUNCTION conv_integer (SIGNAL vector: STD_LOGIC_VECTOR)  
    RETURN INTEGER IS  
    VARIABLE result: INTEGER RANGE 0 TO 2**vector'LENGTH-1;  
BEGIN  
    IF (vector(vector'HIGH)='1') THEN result:=1;  
    ELSE result:=0;  
    END IF;  
    FOR i IN (vector'HIGH-1) DOWNTO (vector'LOW) LOOP  
        result:=result*2;  
        IF(vector(i)='1') THEN result:=result+1;  
        END IF;  
    END LOOP;  
    RETURN result;  
END conv_integer;  
  
----- Function call: -----  
...  
y <= conv_integer(a);  
...  
-----
```


Function Location




Figure 11.1

Typical locations of a FUNCTION or PROCEDURE.

Example 11.3: FUNCTION Located in the Main Code

```
1  -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  ENTITY dff IS
6      PORT ( d, clk, rst: IN STD_LOGIC;
7              q: OUT STD_LOGIC);
8  END dff;
9  -----
```

Example 11.3 ...

```
10 ARCHITECTURE my_arch OF dff IS
11 -----
12     FUNCTION positive_edge(SIGNAL s: STD_LOGIC)
13         RETURN BOOLEAN IS
14     BEGIN
15         RETURN s'EVENT AND s='1';
16     END positive_edge;
17 -----
18 BEGIN
19     PROCESS (clk, rst)
20     BEGIN
21         IF (rst='1') THEN q <= '0';
22         ELSIF positive_edge(clk) THEN q <= d;
23         END IF;
24     END PROCESS;
25 END my_arch;
26 -----
```

Example 11.4: FUNCTION Located in a PACKAGE

```
1  ----- Package: -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  PACKAGE my_package IS
6      FUNCTION positive_edge(SIGNAL s: STD_LOGIC) RETURN BOOLEAN;
7  END my_package;
8  -----
9  PACKAGE BODY my_package IS
10     FUNCTION positive_edge(SIGNAL s: STD_LOGIC)
11         RETURN BOOLEAN IS
12     BEGIN
13         RETURN s'EVENT AND s='1';
14     END positive_edge;
15 END my_package;
16 -----
```

Example 11.4 ...

```
1  ----- Main code: -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  USE work.my_package.all;
5  -----
6  ENTITY dff IS
7      PORT ( d, clk, rst: IN STD_LOGIC;
8              q: OUT STD_LOGIC);
9  END dff;
10 -----
11 ARCHITECTURE my_arch OF dff IS
12 BEGIN
13     PROCESS (clk, rst)
14     BEGIN
15         IF (rst='1') THEN q <= '0';
16         ELSIF positive_edge(clk) THEN  q <= d;
17         END IF;
18     END PROCESS;
19 END my_arch;
20 -----
```

Example 11.5: Function conv_integer()

```
1  ----- Package: -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  PACKAGE my_package IS
6      FUNCTION conv_integer (SIGNAL vector: STD_LOGIC_VECTOR)
7          RETURN INTEGER;
8  END my_package;
9  -----
```

Example 11.5 ...

```
10 PACKAGE BODY my_package IS
11     FUNCTION conv_integer (SIGNAL vector: STD_LOGIC_VECTOR)
12         RETURN INTEGER IS
13         VARIABLE result: INTEGER RANGE 0 TO 2**vector'LENGTH-1;
14     BEGIN
15         IF (vector(vector'HIGH)='1') THEN result:=1;
16         ELSE result:=0;
17         END IF;
18         FOR i IN (vector'HIGH-1) DOWNTO (vector'LOW) LOOP
19             result:=result*2;
20             IF(vector(i)='1') THEN result:=result+1;
21             END IF;
22         END LOOP;
23         RETURN result;
24     END conv_integer;
25 END my_package;
```

Example 11.5 ...

```
1  ----- Main code: -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  USE work.my_package.all;
5  -----
6  ENTITY conv_int2 IS
7      PORT ( a: IN STD_LOGIC_VECTOR(0 TO 3);
8              y: OUT INTEGER RANGE 0 TO 15);
9  END conv_int2;
10 -----
11 ARCHITECTURE my_arch OF conv_int2 IS
12 BEGIN
13     y <= conv_integer(a);
14 END my_arch;
15 -----
```


Example 11.6: Overloaded “+” Operator

```
1  ----- Package: -----  
2  LIBRARY ieee;  
3  USE ieee.std_logic_1164.all;  
4  -----  
5  PACKAGE my_package IS  
6      FUNCTION "+" (a, b: STD_LOGIC_VECTOR)  
7          RETURN STD_LOGIC_VECTOR;  
8  END my_package;  
9  -----
```

Example 11.6 ...

```
10 PACKAGE BODY my_package IS
11     FUNCTION "+" (a, b: STD_LOGIC_VECTOR)
12         RETURN STD_LOGIC_VECTOR IS
13         VARIABLE result: STD_LOGIC_VECTOR;
14         VARIABLE carry: STD_LOGIC;
15     BEGIN
16         carry := '0';
17         FOR i IN a'REVERSE_RANGE LOOP
18             result(i) := a(i) XOR b(i) XOR carry;
19             carry := (a(i) AND b(i)) OR (a(i) AND carry) OR
20                    (b(i) AND carry);
21         END LOOP;
22         RETURN result;
23     END "+";
24 END my_package;
25 -----
```

Example 11.6 ...

```
1  ----- Main code: -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  USE work.my_package.all;
5  -----
6  ENTITY add_bit IS
7      PORT ( a: IN STD_LOGIC_VECTOR(3 DOWNT0 0);
8            y: OUT STD_LOGIC_VECTOR(3 DOWNT0 0));
9  END add_bit;
10 -----
11 ARCHITECTURE my_arch OF add_bit IS
12     CONSTANT b: STD_LOGIC_VECTOR(3 DOWNT0 0) := "0011";
13     CONSTANT c: STD_LOGIC_VECTOR(3 DOWNT0 0) := "0110";
14 BEGIN
15     y <= a + b + c;    -- overloaded "+" operator
16 END my_arch;
17 -----
```

Example 11.7: Arithmetic Shift Function

```
1  -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  ENTITY shift_left IS
6      GENERIC (size: INTEGER := 4);
7      PORT ( a: IN STD_LOGIC_VECTOR(size-1 DOWNT0 0);
8            x, y, z: OUT STD_LOGIC_VECTOR(size-1 DOWNT0 0));
9  END shift_left;
10 -----
```

Example 11.7 ...

```
11 ARCHITECTURE behavior OF shift_left IS
12 -----
13     FUNCTION slar (arg1: STD_LOGIC_VECTOR; arg2: NATURAL)
14         RETURN STD_LOGIC_VECTOR IS
15             VARIABLE input: STD_LOGIC_VECTOR(size-1 DOWNT0 0) := arg1;
16             CONSTANT size : INTEGER := arg1'LENGTH;
17             VARIABLE copy: STD_LOGIC_VECTOR(size-1 DOWNT0 0)
18                 := (OTHERS => arg1(arg1'RIGHT));
19             VARIABLE result: STD_LOGIC_VECTOR(size-1 DOWNT0 0);
20     BEGIN
21         IF (arg2 >= size-1) THEN result := copy;
22         ELSE result := input(size-1-arg2 DOWNT0 1) &
23             copy(arg2 DOWNT0 0);
24         END IF;
25         RETURN result;
26     END slar;
27 -----
```

Example 11.7 ...

```
27 -----  
28 BEGIN  
29     x <= slar(a, 0);  
30     y <= slar(a, 1);  
31     z <= slar(a, 2);  
32 END behavior;  
33 -----
```

Example 11.7 ...




Figure 11.3
Simulation results of example 11.7.

Example 11.8: Multiplier

```
1  ----- Package: -----  
2  LIBRARY ieee;  
3  USE ieee.std_logic_1164.all;  
4  USE ieee.std_logic_arith.all;  
5  -----  
6  PACKAGE pack IS  
7      FUNCTION mult(a, b: UNSIGNED) RETURN UNSIGNED;  
8  END pack;  
9  -----
```


Example 11.8 ...

9

```
10 PACKAGE BODY pack IS
11     FUNCTION mult(a, b: UNSIGNED) RETURN UNSIGNED IS
12         CONSTANT max: INTEGER := a'LENGTH + b'LENGTH - 1;
13         VARIABLE aa: UNSIGNED(max DOWNT0 0) :=
14             (max DOWNT0 a'LENGTH => '0')
15             & a(a'LENGTH-1 DOWNT0 0);
16         VARIABLE prod: UNSIGNED(max DOWNT0 0) := (OTHERS => '0');
17     BEGIN
18         FOR i IN 0 TO a'LENGTH-1 LOOP
19             IF (b(i)='1') THEN prod := prod + aa;
20             END IF;
21             aa := aa(max-1 DOWNT0 0) & '0';
22         END LOOP;
23         RETURN prod;
24     END mult;
25 END pack;
26 -----
```

Example 11.8 ...

```
1  ----- Main code: -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  USE ieee.std_logic_arith.all;
5  USE work.my_package.all;
6  -----
7  ENTITY multiplier IS
8      GENERIC (size: INTEGER := 4);
9      PORT ( a, b: IN UNSIGNED(size-1 DOWNT0 0);
10           y: OUT UNSIGNED(2*size-1 DOWNT0 0));
11 END multiplier;
12 -----
13 ARCHITECTURE behavior OF multiplier IS
14 BEGIN
15     y <= mult(a,b);
16 END behavior;
17 -----
```

PROCEDURE

- A **PROCEDURE** is very similar to a **FUNCTION** and has the same basic purposes.
- A procedure can return **more than one** value.
- Two necessary parts of a **PROCEDURE**:
(Like a **FUNCTION**)
 - The procedure body
 - A procedure call.

Procedure Body

```
PROCEDURE procedure_name [<parameter list>] IS
    [declarations]
BEGIN
    (sequential statements)
END procedure_name;
```

⟨parameter list⟩ = [CONSTANT] constant_name: mode type;

⟨parameter list⟩ = SIGNAL signal_name: mode type; or

⟨parameter list⟩ = VARIABLE variable_name: mode type;

```
PROCEDURE my_procedure ( a: IN BIT; SIGNAL b, c: IN BIT;
                        SIGNAL x: OUT BIT_VECTOR(7 DOWNT0 0);
                        SIGNAL y: INOUT INTEGER RANGE 0 TO 99) IS
BEGIN
    ...
END my_procedure;
```

(for outputs the default object is VARIABLE)

Procedure Call

```
compute_min_max(in1, in2, in3, out1, out2);  
    -- statement by itself  
  
divide(dividend, divisor, quotient, remainder);  
    -- statement by itself  
  
IF (a>b) THEN compute_min_max(in1, in2, in3, out1, out2);  
    -- procedure call associated to another statement
```

Procedure Location

- The typical locations of a PROCEDURE are the same as those of a FUNCTION




Figure 11.1

Typical locations of a FUNCTION or PROCEDURE.

Example 11.9: PROCEDURE Located in the Main Code




Figure 11.5
min_max circuit of example 11.9.

Example 11.9 ...

```
1  -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  ENTITY min_max IS
6      GENERIC (limit : INTEGER := 255);
7      PORT ( ena: IN BIT;
8            inp1, inp2: IN INTEGER RANGE 0 TO limit;
9            min_out, max_out: OUT INTEGER RANGE 0 TO limit);
10 END min_max;
11 -----
```


Example 11.9 ...

```
12 ARCHITECTURE my_architecture OF min_max IS
13     -----
14     PROCEDURE sort (SIGNAL in1, in2: IN INTEGER RANGE 0 TO limit;
15         SIGNAL min, max: OUT INTEGER RANGE 0 TO limit) IS
16     BEGIN
17         IF (in1 > in2) THEN
18             max <= in1;
19             min <= in2;
20         ELSE
21             max <= in2;
22             min <= in1;
23         END IF;
24     END sort;
25     -----
26 BEGIN
27     PROCESS (ena)
28     BEGIN
29         IF (ena='1') THEN sort (inp1, inp2, min_out, max_out);
30     END IF;
31     END PROCESS;
32 END my_architecture;
33 -----
```

Example 11.10: PROCEDURE Located in a PACKAGE

```
1  ----- Package: -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  -----
5  PACKAGE my_package IS
6      CONSTANT limit: INTEGER := 255;
7      PROCEDURE sort (SIGNAL in1, in2: IN INTEGER RANGE 0 TO limit;
8          SIGNAL min, max: OUT INTEGER RANGE 0 TO limit);
9  END my_package;
10 -----
11 PACKAGE BODY my_package IS
12     PROCEDURE sort (SIGNAL in1, in2: IN INTEGER RANGE 0 TO limit;
13         SIGNAL min, max: OUT INTEGER RANGE 0 TO limit) IS
14     BEGIN
15         IF (in1 > in2) THEN
16             max <= in1;
17             min <= in2;
18         ELSE
19             max <= in2;
20             min <= in1;
21         END IF;
22     END sort;
23 END my_package;
24 -----
```

Example 11.10 ...

```
1  ----- Main code: -----
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.all;
4  USE work.my_package.all;
5  -----
6  ENTITY min_max IS
7      GENERIC (limit: INTEGER := 255);
8      PORT ( ena: IN BIT;
9              inp1, inp2: IN INTEGER RANGE 0 TO limit;
10             min_out, max_out: OUT INTEGER RANGE 0 TO limit);
11 END min_max;
12 -----
13 ARCHITECTURE my_architecture OF min_max IS
14 BEGIN
15     PROCESS (ena)
16     BEGIN
17         IF (ena='1') THEN sort (inp1, inp2, min_out, max_out);
18     END IF;
19 END PROCESS;
20 END my_architecture;
21 -----
```

FUNCTION versus **PROCEDURE** Summary

- A **FUNCTION** has zero or more input parameters and a single return value. The input parameters can only be **CONSTANTS** (default) or **SIGNALS** (**VARIABLES** are not allowed).
- A **PROCEDURE** can have any number of **IN**, **OUT**, and **INOUT** parameters, which can be **SIGNALS**, **VARIABLES**, or **CONSTANTS**. For input parameters (mode **IN**) the default is **CONSTANT**, whereas for output parameters (mode **OUT** or **INOUT**) the default is **VARIABLE**.

FUNCTION versus **PROCEDURE** Summary

- A **FUNCTION** is called as part of an expression, while a **PROCEDURE** is a statement on its own.
- In both, WAIT and COMPONENTS are not synthesizable.
- The possible locations of **FUNCTIONS** and **PROCEDURES** are the same

ASSERT

```
ASSERT condition  
[REPORT "message"]  
[SEVERITY severity_level];
```

The **severity level** can be: **Note**, **Warning**, **Error (default)**, or **Failure**.
The message is written when the condition is **FALSE**.

```
ASSERT a'LENGTH = b'LENGTH  
REPORT "Error: vectors do not have same length!"  
SEVERITY failure;
```

Thanks for your attention



- Don't forget

Problems!!!