Tynq UltraScale+ 开发平台 ACU5EV 核心板





文档版本控制

文档版本	修改内容记录
REV1.0	创建文档



目 录

文档版本技	控制	2
	简介	
(<u></u>)	ZYNQ 芯片]
(三)	DDR4 DRAM	6
(四)	QSPI Flash	12
(五)	eMMC Flash	13
$(\overleftarrow{\nearrow})$	时钟配置	15
(七)	LED 灯	17
(八)	电源	17
(九)	结构图	19
(十)	连接器管脚定义	10




(一) 简介

ACU5EV(**核心板型号,下同**)核心板,ZYNQ 芯片是基于 XILINX 公司的 Zynq UltraScale+MPSoCs EV 系列的 XCZU5EV-2SFVC784I。

这款核心板使用了 5 片 Micron 的 DDR4 芯片 MT40A512M16GE,其中 PS 端挂载 4 片 DDR4 , 组成 64 位数据总线带宽和 4GB 的容量。PL 端挂载 1 片 , 为 16 位的数据总线宽度和 1GB 的容量。PS 端的 DDR4 SDRAM 的最高运行速度可达 1200MHz(数据速率 2400Mbps) , PL 端的 DDR4 SDRAM 的最高运行速度可达 1066MHz(数据速率 2132Mbps)。另外核心板上也集成了 1 片 256MBit 大小的 QSPI FLASH 和 8GB 大小的 eMMC FLASH 芯片 , 用于启动存储配置和系统文件。

为了和底板连接,这款核心板的 4 个板对板连接器扩展出了 PS 端的 USB2.0 接口,干兆以太网接口,SD 卡接口及其它剩余的 MIO 口;也扩展出了 4 对 PS MGT 高速收发器接口;以及 PL 端的几乎所有 IO 口(HP I/O:96 个,HD I/O:84 个),XCZU5EV 芯片到接口之间走线做了等长和差分处理,并且核心板尺寸仅为 80*60(mm),对于二次开发来说,非常适合。



ACU5EV 核心板正面图



(二) ZYNQ 芯片

开发板使用的是 Xilinx 公司的 Zynq UltraScale+ MPSoCs EV 系列的系列的芯片,型号为 XCZU5EV-2SFVC784I。ZU5EV 芯片的 PS 系统集成了 4 个 ARM Cortex™-A53 处理器,速度高达 1.2Ghz,支持 2 级 Cache; 另外还包含 2 个 Cortex-R5 处理器,速度高达 500Mhz。

ZU5EV 芯片支持 32 位或者 64 位的 DDR4, LPDDR4, DDR3, DDR3L, LPDDR3 存储芯片,在 PS 端带有丰富的高速接口如 PCIE Gen2, USB3.0, SATA 3.1, DisplayPort;同时另外也支持 USB2.0,干兆以太网,SD/SDIO,I2C,CAN,UART,GPIO等接口。PL端内部含有丰富的可编程逻辑单元,DSP和内部 RAM。ZU5EV 芯片的总体框图如图 2-2-1 所示




图2-2-1 ZYNQ ZU5EV芯片的总体框图

其中 PS 系统部分的主要参数如下:

- ARM 四核 Cortex™-A53 处理器,速度高达 1.5GHz,每个 CPU 32KB 1 级指令和数据缓存,1MB 2 级缓存 2 个 CPU 共享。
- ARM 双核 Cortex-R5 处理器,速度高达 600MHz,每个 CPU 32KB 1 级指令和数据缓存,及 128K 紧耦合内存。
- 图像视频处理器 Mali-400 MP2, 速度高达 677MHz, 64KB 2 级缓存。
- 外部存储接口,支持32/64bit DDR4/3/3L、LPDDR4/3接口。
- 静态存储接口,支持 NAND, 2xQuad-SPI FLASH。



- 高速连接接口,支持 PCIe Gen2 x4, 2xUSB3.0, Sata 3.1, DisplayPort, 4x Tri-mode Gigabit Ethernet。
- 普通连接接口: 2xUSB2.0, 2x SD/SDIO, 2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO。
- 电源管理:支持 Full/Low/PL/Battery 四部分电源的划分。
- 加密算法:支持 RSA, AES 和 SHA。
- 系统监控: 10 位 1Mbps 的 AD 采样,用于温度和电压的检测。

其中 PL 逻辑部分的主要参数如下:

- 逻辑单元(System Logic Cells): 256.2K;
- 触发器(CLB flip-flops): 234.24K;
- 查找表(CLBLUTs): 117.12K;
- Block RAM: 5.1Mb;
- 时钟管理单元 (CMTs): 4 个
- DSP Slices: 1248 个
- 图像编解码单元 (VCU): 1 个
- PCIE3.0:2个
- GTH 12.5Gb/s 收发器: 4个

XCZU5EV-2SFVC784I芯片的速度等级为-2,工业级,封装为SFVC784。

(**三**) DDR4 DRAM

ACU5EV核心板上配有5片Micron(美光)的1GB的DDR4芯片,型号为MT40A512M16LY-062E,其中PS端挂载4片DDR4,组成64位数据总线带宽和4GB的容量。PL端挂载1片,为16位的数据总线宽度和1GB的容量。PS端的DDR4 SDRAM的最高运行速度可达1200MHz(数据速率2400Mbps),4片DDR4存储系统直接连接到了PS的BANK504的存储器接口上。PL端的DDR4 SDRAM的最高运行速度可达1066MHz(数据速率2133Mbps),1片DDR4连接到了FPGA的BANK64的接口上。DDR4 SDRAM的具体配置如下表2-3-1所示。

位号	芯片型号	容量	厂家
U12,U14,U15,U16	MT40A512M16LY-062E	512M x 16bit	Micron

表 2-3-1 DDR4 SDRAM 配置

DDR4 的硬件设计需要严格考虑信号完整性,我们在电路设计和 PCB 设计的时候已经充分考虑了匹配电阻/终端电阻,走线阻抗控制,走线等长控制,保证 DDR4 的高速稳定的工作。

PS 端的 DDR4 的硬件连接方式如图 2-3-1 所示:




图2-3-1 PS端DDR4 DRAM原理图部分

PL 端的 DDR4 DRAM 的硬件连接方式如图 2-3-2 所示:




图2-3-2 PL端DDR4 DRAM原理图部分

PS 端 DDR4 SDRAM 引脚分配:

信号名称	引脚名	引脚号
PS_DDR4_DQS0_P	PS_DDR_DQS_P0_504	AF21
PS_DDR4_DQS0_N	PS_DDR_DQS_N0_504	AG21
PS_DDR4_DQS1_P	PS_DDR_DQS_P1_504	AF23
PS_DDR4_DQS1_N	PS_DDR_DQS_N1_504	AG23
PS_DDR4_DQS2_P	PS_DDR_DQS_P2_504	AF25
PS_DDR4_DQS2_N	PS_DDR_DQS_N2_504	AF26



PS_DDR4_DQS3_P PS_DDR_DQS_P3_504 AE27 PS_DDR4_DQS3_N PS_DDR_DQS_N3_504 AF27 PS_DDR4_DQS4_P PS_DDR_DQS_P4_504 N23 PS_DDR4_DQS4_N PS_DDR_DQS_N4_504 M23 PS_DDR4_DQS5_P PS_DDR_DQS_N4_504 M23 PS_DDR4_DQS5_P PS_DDR_DQS_P5_504 L23 PS_DDR4_DQS5_N PS_DDR_DQS_N5_504 K23 PS_DDR4_DQS6_P PS_DDR_DQS_N5_504 N26 PS_DDR4_DQS6_N PS_DDR_DQS_N6_504 N27 PS_DDR4_DQS6_N PS_DDR_DQS_N6_504 N27 PS_DDR4_DQS7_P PS_DDR_DQS_N7_504 J26 PS_DDR4_DQS7_N PS_DDR_DQS_N7_504 J27 PS_DDR4_DQS7_N PS_DDR_DQS_N7_504 AB20 PS_DDR4_DQ1 PS_DDR_DQ3_504 AB21 PS_DDR4_DQ2 PS_DDR_DQ3_504 AB20 PS_DDR4_DQ3 PS_DDR_DQ3_504 AF20 PS_DDR4_DQ3 PS_DDR_DQ3_504 AH21 PS_DDR4_DQ4 PS_DDR_DQ3_504 AH21 PS_DDR4_DQ5 PS_DDR_DQ5_504 AH19 PS_DDR4_DQ6			
PS_DDR4_DQ34_P PS_DDR_DQS_P4_504 N23 PS_DDR4_DQ34_N PS_DDR_DQS_N4_504 M23 PS_DDR4_DQS5_P PS_DDR_DQS_P5_504 L23 PS_DDR4_DQS5_N PS_DDR_DQS_N5_504 K23 PS_DDR4_DQS6_P PS_DDR_DQS_N6_504 N26 PS_DDR4_DQS6_N PS_DDR_DQS_N6_504 N27 PS_DDR4_DQS7_P PS_DDR_DQS_N7_504 J26 PS_DDR4_DQS7_N PS_DDR_DQS_N7_504 J27 PS_DDR4_DQ0 PS_DDR_DQS_N7_504 J27 PS_DDR4_DQ1 PS_DDR_DQ1_504 AE20 PS_DDR4_DQ1 PS_DDR_DQ2_504 AD21 PS_DDR4_DQ2 PS_DDR_DQ2_504 AD20 PS_DDR4_DQ3 PS_DDR_DQ3_504 AF20 PS_DDR4_DQ3 PS_DDR_DQ3_504 AH21 PS_DDR4_DQ4 PS_DDR_DQ4_504 AH21 PS_DDR4_DQ5 PS_DDR_DQ4_504 AH20 PS_DDR4_DQ6 PS_DDR_DQ5_504 AH20 PS_DDR4_DQ6 PS_DDR_DQ6_504 AH19 PS_DDR4_DQ8 PS_DDR_DQ8_504 AF22 PS_DDR4_DQ8 PS_DDR_DQ9_504	PS_DDR4_DQS3_P	PS_DDR_DQS_P3_504	AE27
PS_DDR4_DQS4_N PS_DDR_DQS_N4_504 M23 PS_DDR4_DQS5_P PS_DDR_DQS_PS_504 L23 PS_DDR4_DQS5_N PS_DDR_DQS_NS_504 K23 PS_DDR4_DQS6_P PS_DDR_DQS_P6_504 N26 PS_DDR4_DQS6_N PS_DDR_DQS_N6_504 N27 PS_DDR4_DQS7_P PS_DDR_DQS_N6_504 N27 PS_DDR4_DQS7_N PS_DDR_DQS_N7_504 J27 PS_DDR4_DQ0 PS_DDR_DQS_N7_504 J27 PS_DDR4_DQ1 PS_DDR_DQ0_504 AD21 PS_DDR4_DQ1 PS_DDR_DQ1_504 AE20 PS_DDR4_DQ2 PS_DDR_DQ2_504 AD20 PS_DDR4_DQ2 PS_DDR_DQ3_504 AF20 PS_DDR4_DQ3 PS_DDR_DQ3_504 AH21 PS_DDR4_DQ4 PS_DDR_DQ4_504 AH21 PS_DDR4_DQ4 PS_DDR_DQ5_504 AH20 PS_DDR4_DQ5 PS_DDR_DQ5_504 AH19 PS_DDR4_DQ6 PS_DDR_DQ7_504 AG19 PS_DDR4_DQ8 PS_DDR_DQ8_504 AF22 PS_DDR4_DQ1 PS_DDR_DQ15_504 AE22 PS_DDR4_DQ10 PS_DDR_DQ15_504 </td <td>PS_DDR4_DQS3_N</td> <td>PS_DDR_DQS_N3_504</td> <td>AF27</td>	PS_DDR4_DQS3_N	PS_DDR_DQS_N3_504	AF27
PS_DDR4_DQS5_P PS_DDR_DQS_P5_504 L23 PS_DDR4_DQS5_N PS_DDR_DQS_N5_504 K23 PS_DDR4_DQS6_P PS_DDR_DQS_P6_504 N26 PS_DDR4_DQS6_N PS_DDR_DQS_N6_504 N27 PS_DDR4_DQS7_P PS_DDR_DQS_N7_504 J26 PS_DDR4_DQS7_N PS_DDR_DQS_N7_504 J27 PS_DDR4_DQ0 PS_DDR_DQS_N7_504 J27 PS_DDR4_DQ1 PS_DDR_DQ0_504 AD21 PS_DDR4_DQ1 PS_DDR_DQ1_504 AE20 PS_DDR4_DQ2 PS_DDR_DQ2_504 AD20 PS_DDR4_DQ3 PS_DDR_DQ3_504 AF20 PS_DDR4_DQ4 PS_DDR_DQ3_504 AH21 PS_DDR4_DQ4 PS_DDR_DQ4_504 AH21 PS_DDR4_DQ5 PS_DDR_DQ5_504 AH20 PS_DDR4_DQ6 PS_DDR_DQ5_504 AH19 PS_DDR4_DQ7 PS_DDR_DQ6_504 AH19 PS_DDR4_DQ7 PS_DDR_DQ8_504 AF22 PS_DDR4_DQ9 PS_DDR_DQ9_504 AH22 PS_DDR4_DQ10 PS_DDR_DQ10_504 AE22 PS_DDRA_DQ11 PS_DDR_DQ10_504	PS_DDR4_DQS4_P	PS_DDR_DQS_P4_504	N23
PS_DDR4_DQS5_N PS_DDR_DQS_N5_504 K23 PS_DDR4_DQS6_P PS_DDR_DQS_P6_504 N26 PS_DDR4_DQS6_N PS_DDR_DQS_N6_504 N27 PS_DDR4_DQS7_P PS_DDR_DQS_P7_504 J26 PS_DDR4_DQS7_N PS_DDR_DQS_N7_504 J27 PS_DDR4_DQ0 PS_DDR_DQS_N7_504 J27 PS_DDR4_DQ1 PS_DDR_DQ2_504 AD21 PS_DDR4_DQ1 PS_DDR_DQ1_504 AE20 PS_DDR4_DQ2 PS_DDR_DQ2_504 AD20 PS_DDR4_DQ3 PS_DDR_DQ2_504 AF20 PS_DDR4_DQ3 PS_DDR_DQ3_504 AF20 PS_DDR4_DQ4 PS_DDR_DQ4_504 AH21 PS_DDR4_DQ5 PS_DDR_DQ5_504 AH20 PS_DDR4_DQ6 PS_DDR_DQ6_504 AH19 PS_DDR4_DQ7 PS_DDR_DQ7_504 AG19 PS_DDR4_DQ8 PS_DDR_DQ8_504 AF22 PS_DDR4_DQ9 PS_DDR_DQ1_504 AE22 PS_DDR4_DQ10 PS_DDR_DQ1_504 AE22 PS_DDR4_DQ11 PS_DDR_DQ1_504 AH23 PS_DDR_DQ1_504 AH23	PS_DDR4_DQS4_N	PS_DDR_DQS_N4_504	M23
PS_DDR4_DQS6_P PS_DDR_DQS_P6_504 N26 PS_DDR4_DQS6_N PS_DDR_DQS_N6_504 N27 PS_DDR4_DQS7_P PS_DDR_DQS_P7_504 J26 PS_DDR4_DQS7_N PS_DDR_DQS_N7_504 J27 PS_DDR4_DQ0 PS_DDR_DQS_N7_504 J27 PS_DDR4_DQ1 PS_DDR_DQ2_504 AD21 PS_DDR4_DQ1 PS_DDR_DQ1_504 AE20 PS_DDR4_DQ2 PS_DDR_DQ2_504 AD20 PS_DDR4_DQ3 PS_DDR_DQ3_504 AF20 PS_DDR4_DQ3 PS_DDR_DQ3_504 AF20 PS_DDR4_DQ4 PS_DDR_DQ3_504 AH21 PS_DDR4_DQ5 PS_DDR_DQ4_504 AH20 PS_DDR4_DQ6 PS_DDR_DQ5_504 AH19 PS_DDR4_DQ7 PS_DDR_DQ7_504 AG19 PS_DDR4_DQ8 PS_DDR_DQ8_504 AF22 PS_DDR4_DQ9 PS_DDR_DQ9_504 AH22 PS_DDR4_DQ10 PS_DDR_DQ10_504 AE22 PS_DDR4_DQ11 PS_DDR_DQ10_504 AE22 PS_DDR4_DQ11 PS_DDR_DQ11_504 AH23 PS_DDR4_DQ13 PS_DDR_DQ13_504	PS_DDR4_DQS5_P	PS_DDR_DQS_P5_504	L23
PS_DDR4_DQS6_N PS_DDR_DQS_N6_504 N27 PS_DDR4_DQS7_P PS_DDR_DQS_P7_504 J26 PS_DDR4_DQS7_N PS_DDR_DQS_N7_504 J27 PS_DDR4_DQ0 PS_DDR_DQ0_504 AD21 PS_DDR4_DQ1 PS_DDR_DQ1_504 AE20 PS_DDR4_DQ1 PS_DDR_DQ1_504 AE20 PS_DDR4_DQ2 PS_DDR_DQ2_504 AD20 PS_DDR4_DQ3 PS_DDR_DQ2_504 AD20 PS_DDR4_DQ3 PS_DDR_DQ3_504 AF20 PS_DDR4_DQ3 PS_DDR_DQ4_504 AH21 PS_DDR4_DQ5 PS_DDR_DQ4_504 AH21 PS_DDR4_DQ5 PS_DDR_DQ5_504 AH20 PS_DDR4_DQ6 PS_DDR_DQ7_504 AG19 PS_DDR4_DQ7 PS_DDR_DQ8_504 AF22 PS_DDR4_DQ8 PS_DDR_DQ8_504 AF22 PS_DDR4_DQ9 PS_DDR_DQ9_504 AH22 PS_DDR4_DQ10 PS_DDR_DQ10_504 AE22 PS_DDR4_DQ11 PS_DDR_DQ10_504 AE22 PS_DDR4_DQ11 PS_DDR_DQ11_504 AH23 PS_DDR4_DQ13 PS_DDR_DQ13_504 A	PS_DDR4_DQS5_N	PS_DDR_DQS_N5_504	K23
PS_DDR4_DQS7_P PS_DDR_DQS_P7_504 J26 PS_DDR4_DQS7_N PS_DDR_DQS_N7_504 J27 PS_DDR4_DQ0 PS_DDR_DQ0_504 AD21 PS_DDR4_DQ1 PS_DDR_DQ1_504 AE20 PS_DDR4_DQ2 PS_DDR_DQ2_504 AD20 PS_DDR4_DQ3 PS_DDR_DQ2_504 AD20 PS_DDR4_DQ3 PS_DDR_DQ3_504 AF20 PS_DDR4_DQ4 PS_DDR_DQ3_504 AH21 PS_DDR4_DQ5 PS_DDR_DQ5_504 AH20 PS_DDR4_DQ5 PS_DDR_DQ5_504 AH20 PS_DDR4_DQ6 PS_DDR_DQ6_504 AH19 PS_DDR4_DQ7 PS_DDR_DQ7_504 AG19 PS_DDR4_DQ8 PS_DDR_DQ8_504 AF22 PS_DDR4_DQ9 PS_DDR_DQ9_504 AH22 PS_DDR4_DQ9 PS_DDR_DQ10_504 AE22 PS_DDR4_DQ1 PS_DDR_DQ10_504 AE22 PS_DDR4_DQ11 PS_DDR_DQ11_504 AD22 PS_DDR4_DQ12 PS_DDR_DQ12_504 AH23 PS_DDR4_DQ13 PS_DDR_DQ13_504 AH24 PS_DDR4_DQ14 PS_DDR_DQ15_504 AG24	PS_DDR4_DQS6_P	PS_DDR_DQS_P6_504	N26
PS_DDR4_DQS7_N PS_DDR_DQS_N7_504 J27 PS_DDR4_DQ0 PS_DDR_DQ0_504 AD21 PS_DDR4_DQ1 PS_DDR_DQ1_504 AE20 PS_DDR4_DQ2 PS_DDR_DQ2_504 AD20 PS_DDR4_DQ3 PS_DDR_DQ3_504 AF20 PS_DDR4_DQ4 PS_DDR_DQ4_504 AH21 PS_DDR4_DQ5 PS_DDR_DQ5_504 AH20 PS_DDR4_DQ6 PS_DDR_DQ5_504 AH19 PS_DDR4_DQ7 PS_DDR_DQ6_504 AG19 PS_DDR4_DQ8 PS_DDR_DQ8_504 AF22 PS_DDR4_DQ9 PS_DDR_DQ9_504 AH22 PS_DDR4_DQ10 PS_DDR_DQ10_504 AE22 PS_DDR4_DQ11 PS_DDR_DQ11_504 AD22 PS_DDR4_DQ12 PS_DDR_DQ12_504 AH23 PS_DDR4_DQ13 PS_DDR_DQ13_504 AH24 PS_DDR4_DQ13 PS_DDR_DQ13_504 AH24 PS_DDR4_DQ14 PS_DDR_DQ15_504 AG24 PS_DDR4_DQ15 PS_DDR_DQ15_504 AG24 PS_DDR4_DQ16 PS_DDR_DQ16_504 AG24 PS_DDR4_DQ16 PS_DDR_DQ16_504 A	PS_DDR4_DQS6_N	PS_DDR_DQS_N6_504	N27
PS_DDR4_DQ0 PS_DDR_DQ0_504 AD21 PS_DDR4_DQ1 PS_DDR_DQ1_504 AE20 PS_DDR4_DQ2 PS_DDR_DQ2_504 AD20 PS_DDR4_DQ3 PS_DDR_DQ3_504 AF20 PS_DDR4_DQ4 PS_DDR_DQ3_504 AH21 PS_DDR4_DQ5 PS_DDR_DQ4_504 AH20 PS_DDR4_DQ5 PS_DDR_DQ5_504 AH20 PS_DDR4_DQ6 PS_DDR_DQ6_504 AH19 PS_DDR4_DQ7 PS_DDR_DQ7_504 AG19 PS_DDR4_DQ8 PS_DDR_DQ8_504 AF22 PS_DDR4_DQ9 PS_DDR_DQ9_504 AH22 PS_DDR4_DQ10 PS_DDR_DQ10_504 AE22 PS_DDR4_DQ10 PS_DDR_DQ11_504 AD22 PS_DDR4_DQ11 PS_DDR_DQ11_504 AD22 PS_DDR4_DQ12 PS_DDR_DQ12_504 AH23 PS_DDR4_DQ13 PS_DDR_DQ13_504 AH24 PS_DDR4_DQ14 PS_DDR_DQ14_504 AE24 PS_DDR4_DQ15 PS_DDR_DQ15_504 AG24 PS_DDR4_DQ16 PS_DDR_DQ15_504 AG24 PS_DDR4_DQ16 PS_DDR_DQ16_504 AC26 </td <td>PS_DDR4_DQS7_P</td> <td>PS_DDR_DQS_P7_504</td> <td>J26</td>	PS_DDR4_DQS7_P	PS_DDR_DQS_P7_504	J26
PS_DDR4_DQ1 PS_DDR_DQ1_504 AE20 PS_DDR4_DQ2 PS_DDR_DQ2_504 AD20 PS_DDR4_DQ3 PS_DDR_DQ3_504 AF20 PS_DDR4_DQ4 PS_DDR_DQ4_504 AH21 PS_DDR4_DQ5 PS_DDR_DQ5_504 AH20 PS_DDR4_DQ6 PS_DDR_DQ6_504 AH19 PS_DDR4_DQ7 PS_DDR_DQ6_504 AG19 PS_DDR4_DQ8 PS_DDR_DQ8_504 AF22 PS_DDR4_DQ9 PS_DDR_DQ9_504 AH22 PS_DDR4_DQ10 PS_DDR_DQ10_504 AE22 PS_DDR4_DQ11 PS_DDR_DQ11_504 AD22 PS_DDR4_DQ11 PS_DDR_DQ11_504 AH23 PS_DDR4_DQ12 PS_DDR_DQ12_504 AH23 PS_DDR4_DQ13 PS_DDR_DQ13_504 AH24 PS_DDR4_DQ14 PS_DDR_DQ13_504 AH24 PS_DDR4_DQ15 PS_DDR_DQ15_504 AG24 PS_DDR4_DQ16 PS_DDR_DQ15_504 AG24 PS_DDR4_DQ16 PS_DDR_DQ16_504 AC26 PS_DDR4_DQ17 PS_DDR_DQ16_504 AC26 PS_DDR4_DQ18 PS_DDR_DQ18_504 AD	PS_DDR4_DQS7_N	PS_DDR_DQS_N7_504	J27
PS_DDR4_DQ2 PS_DDR_DQ2_504 AD20 PS_DDR4_DQ3 PS_DDR_DQ3_504 AF20 PS_DDR4_DQ4 PS_DDR_DQ4_504 AH21 PS_DDR4_DQ5 PS_DDR_DQ5_504 AH20 PS_DDR4_DQ6 PS_DDR_DQ5_504 AH19 PS_DDR4_DQ7 PS_DDR_DQ7_504 AG19 PS_DDR4_DQ8 PS_DDR_DQ8_504 AF22 PS_DDR4_DQ9 PS_DDR_DQ9_504 AH22 PS_DDR4_DQ10 PS_DDR_DQ10_504 AE22 PS_DDR4_DQ11 PS_DDR_DQ11_504 AD22 PS_DDR4_DQ12 PS_DDR_DQ11_504 AH23 PS_DDR4_DQ13 PS_DDR_DQ13_504 AH23 PS_DDR4_DQ13 PS_DDR_DQ13_504 AH24 PS_DDR4_DQ14 PS_DDR_DQ14_504 AE24 PS_DDR4_DQ15 PS_DDR_DQ15_504 AG24 PS_DDR4_DQ16 PS_DDR_DQ16_504 AC26 PS_DDR4_DQ17 PS_DDR_DQ17_504 AD26 PS_DDR4_DQ18 PS_DDR_DQ18_504 AD25	PS_DDR4_DQ0	PS_DDR_DQ0_504	AD21
PS_DDR4_DQ3 PS_DDR_DQ3_504 AF20 PS_DDR4_DQ4 PS_DDR_DQ4_504 AH21 PS_DDR4_DQ5 PS_DDR_DQ5_504 AH20 PS_DDR4_DQ6 PS_DDR_DQ6_504 AH19 PS_DDR4_DQ7 PS_DDR_DQ7_504 AG19 PS_DDR4_DQ8 PS_DDR_DQ8_504 AF22 PS_DDR4_DQ9 PS_DDR_DQ9_504 AH22 PS_DDR4_DQ10 PS_DDR_DQ10_504 AE22 PS_DDR4_DQ11 PS_DDR_DQ11_504 AD22 PS_DDR4_DQ12 PS_DDR_DQ12_504 AH23 PS_DDR4_DQ13 PS_DDR_DQ13_504 AH24 PS_DDR4_DQ13 PS_DDR_DQ13_504 AE24 PS_DDR4_DQ14 PS_DDR_DQ14_504 AE24 PS_DDR4_DQ15 PS_DDR_DQ15_504 AG24 PS_DDR4_DQ16 PS_DDR_DQ16_504 AC26 PS_DDR4_DQ16 PS_DDR_DQ16_504 AC26 PS_DDR4_DQ18 PS_DDR_DQ18_504 AD26 PS_DDR4_DQ18 PS_DDR_DQ18_504 AD25	PS_DDR4_DQ1	PS_DDR_DQ1_504	AE20
PS_DDR4_DQ4 PS_DDR_DQ4_504 AH21 PS_DDR4_DQ5 PS_DDR_DQ5_504 AH20 PS_DDR4_DQ6 PS_DDR_DQ6_504 AH19 PS_DDR4_DQ7 PS_DDR_DQ7_504 AG19 PS_DDR4_DQ8 PS_DDR_DQ8_504 AF22 PS_DDR4_DQ9 PS_DDR_DQ9_504 AH22 PS_DDR4_DQ10 PS_DDR_DQ10_504 AE22 PS_DDR4_DQ11 PS_DDR_DQ11_504 AD22 PS_DDR4_DQ12 PS_DDR_DQ12_504 AH23 PS_DDR4_DQ13 PS_DDR_DQ13_504 AH24 PS_DDR4_DQ14 PS_DDR_DQ14_504 AE24 PS_DDR4_DQ15 PS_DDR_DQ15_504 AG24 PS_DDR4_DQ16 PS_DDR_DQ16_504 AC26 PS_DDR4_DQ17 PS_DDR_DQ17_504 AD26 PS_DDR4_DQ18 PS_DDR_DQ18_504 AD25	PS_DDR4_DQ2	PS_DDR_DQ2_504	AD20
PS_DDR4_DQ5 PS_DDR_DQ5_504 AH20 PS_DDR4_DQ6 PS_DDR_DQ6_504 AH19 PS_DDR4_DQ7 PS_DDR_DQ7_504 AG19 PS_DDR4_DQ8 PS_DDR_DQ8_504 AF22 PS_DDR4_DQ9 PS_DDR_DQ9_504 AH22 PS_DDR4_DQ10 PS_DDR_DQ10_504 AE22 PS_DDR4_DQ11 PS_DDR_DQ11_504 AD22 PS_DDR4_DQ12 PS_DDR_DQ12_504 AH23 PS_DDR4_DQ13 PS_DDR_DQ13_504 AH24 PS_DDR4_DQ14 PS_DDR_DQ14_504 AE24 PS_DDR4_DQ15 PS_DDR_DQ15_504 AG24 PS_DDR4_DQ16 PS_DDR_DQ16_504 AC26 PS_DDR4_DQ17 PS_DDR_DQ17_504 AD26 PS_DDR4_DQ18 PS_DDR_DQ18_504 AD25	PS_DDR4_DQ3	PS_DDR_DQ3_504	AF20
PS_DDR4_DQ6 PS_DDR_DQ6_504 AH19 PS_DDR4_DQ7 PS_DDR_DQ7_504 AG19 PS_DDR4_DQ8 PS_DDR_DQ8_504 AF22 PS_DDR4_DQ9 PS_DDR_DQ9_504 AH22 PS_DDR4_DQ10 PS_DDR_DQ10_504 AE22 PS_DDR4_DQ11 PS_DDR_DQ11_504 AD22 PS_DDR4_DQ12 PS_DDR_DQ12_504 AH23 PS_DDR4_DQ13 PS_DDR_DQ13_504 AH24 PS_DDR4_DQ14 PS_DDR_DQ14_504 AE24 PS_DDR4_DQ15 PS_DDR_DQ15_504 AG24 PS_DDR4_DQ16 PS_DDR_DQ16_504 AC26 PS_DDR4_DQ17 PS_DDR_DQ17_504 AD26 PS_DDR4_DQ18 PS_DDR_DQ18_504 AD25	PS_DDR4_DQ4	PS_DDR_DQ4_504	AH21
PS_DDR4_DQ7 PS_DDR_DQ7_504 AG19 PS_DDR4_DQ8 PS_DDR_DQ8_504 AF22 PS_DDR4_DQ9 PS_DDR_DQ9_504 AH22 PS_DDR4_DQ10 PS_DDR_DQ10_504 AE22 PS_DDR4_DQ11 PS_DDR_DQ11_504 AD22 PS_DDR4_DQ12 PS_DDR_DQ12_504 AH23 PS_DDR4_DQ13 PS_DDR_DQ13_504 AH24 PS_DDR4_DQ14 PS_DDR_DQ14_504 AE24 PS_DDR4_DQ15 PS_DDR_DQ15_504 AG24 PS_DDR4_DQ16 PS_DDR_DQ16_504 AC26 PS_DDR4_DQ17 PS_DDR_DQ17_504 AD26 PS_DDR4_DQ18 PS_DDR_DQ18_504 AD25	PS_DDR4_DQ5	PS_DDR_DQ5_504	AH20
PS_DDR4_DQ8 PS_DDR_DQ8_504 AF22 PS_DDR4_DQ9 PS_DDR_DQ9_504 AH22 PS_DDR4_DQ10 PS_DDR_DQ10_504 AE22 PS_DDR4_DQ11 PS_DDR_DQ11_504 AD22 PS_DDR4_DQ12 PS_DDR_DQ12_504 AH23 PS_DDR4_DQ13 PS_DDR_DQ13_504 AH24 PS_DDR4_DQ14 PS_DDR_DQ14_504 AE24 PS_DDR4_DQ15 PS_DDR_DQ15_504 AG24 PS_DDR4_DQ16 PS_DDR_DQ16_504 AC26 PS_DDR4_DQ17 PS_DDR_DQ17_504 AD26 PS_DDR4_DQ18 PS_DDR_DQ18_504 AD25	PS_DDR4_DQ6	PS_DDR_DQ6_504	AH19
PS_DDR4_DQ9 PS_DDR_DQ9_504 AH22 PS_DDR4_DQ10 PS_DDR_DQ10_504 AE22 PS_DDR4_DQ11 PS_DDR_DQ11_504 AD22 PS_DDR4_DQ12 PS_DDR_DQ12_504 AH23 PS_DDR4_DQ13 PS_DDR_DQ13_504 AH24 PS_DDR4_DQ14 PS_DDR_DQ14_504 AE24 PS_DDR4_DQ15 PS_DDR_DQ15_504 AG24 PS_DDR4_DQ16 PS_DDR_DQ16_504 AC26 PS_DDR4_DQ17 PS_DDR_DQ17_504 AD26 PS_DDR4_DQ18 PS_DDR_DQ18_504 AD25	PS_DDR4_DQ7	PS_DDR_DQ7_504	AG19
PS_DDR4_DQ10 PS_DDR_DQ10_504 AE22 PS_DDR4_DQ11 PS_DDR_DQ11_504 AD22 PS_DDR4_DQ12 PS_DDR_DQ12_504 AH23 PS_DDR4_DQ13 PS_DDR_DQ13_504 AH24 PS_DDR4_DQ14 PS_DDR_DQ14_504 AE24 PS_DDR4_DQ15 PS_DDR_DQ15_504 AG24 PS_DDR4_DQ16 PS_DDR_DQ16_504 AC26 PS_DDR4_DQ17 PS_DDR_DQ17_504 AD26 PS_DDR4_DQ18 PS_DDR_DQ18_504 AD25	PS_DDR4_DQ8	PS_DDR_DQ8_504	AF22
PS_DDR4_DQ11 PS_DDR_DQ11_504 AD22 PS_DDR4_DQ12 PS_DDR_DQ12_504 AH23 PS_DDR4_DQ13 PS_DDR_DQ13_504 AH24 PS_DDR4_DQ14 PS_DDR_DQ14_504 AE24 PS_DDR4_DQ15 PS_DDR_DQ15_504 AG24 PS_DDR4_DQ16 PS_DDR_DQ16_504 AC26 PS_DDR4_DQ17 PS_DDR_DQ17_504 AD26 PS_DDR4_DQ18 PS_DDR_DQ18_504 AD25	PS_DDR4_DQ9	PS_DDR_DQ9_504	AH22
PS_DDR4_DQ12 PS_DDR_DQ12_504 AH23 PS_DDR4_DQ13 PS_DDR_DQ13_504 AH24 PS_DDR4_DQ14 PS_DDR_DQ14_504 AE24 PS_DDR4_DQ15 PS_DDR_DQ15_504 AG24 PS_DDR4_DQ16 PS_DDR_DQ16_504 AC26 PS_DDR4_DQ17 PS_DDR_DQ17_504 AD26 PS_DDR4_DQ18 PS_DDR_DQ18_504 AD25	PS_DDR4_DQ10	PS_DDR_DQ10_504	AE22
PS_DDR4_DQ13 PS_DDR_DQ13_504 AH24 PS_DDR4_DQ14 PS_DDR_DQ14_504 AE24 PS_DDR4_DQ15 PS_DDR_DQ15_504 AG24 PS_DDR4_DQ16 PS_DDR_DQ16_504 AC26 PS_DDR4_DQ17 PS_DDR_DQ17_504 AD26 PS_DDR4_DQ18 PS_DDR_DQ18_504 AD25	PS_DDR4_DQ11	PS_DDR_DQ11_504	AD22
PS_DDR4_DQ14 PS_DDR_DQ14_504 AE24 PS_DDR4_DQ15 PS_DDR_DQ15_504 AG24 PS_DDR4_DQ16 PS_DDR_DQ16_504 AC26 PS_DDR4_DQ17 PS_DDR_DQ17_504 AD26 PS_DDR4_DQ18 PS_DDR_DQ18_504 AD25	PS_DDR4_DQ12	PS_DDR_DQ12_504	AH23
PS_DDR4_DQ15 PS_DDR_DQ15_504 AG24 PS_DDR4_DQ16 PS_DDR_DQ16_504 AC26 PS_DDR4_DQ17 PS_DDR_DQ17_504 AD26 PS_DDR4_DQ18 PS_DDR_DQ18_504 AD25	PS_DDR4_DQ13	PS_DDR_DQ13_504	AH24
PS_DDR4_DQ16 PS_DDR_DQ16_504 AC26 PS_DDR4_DQ17 PS_DDR_DQ17_504 AD26 PS_DDR4_DQ18 PS_DDR_DQ18_504 AD25	PS_DDR4_DQ14	PS_DDR_DQ14_504	AE24
PS_DDR4_DQ17 PS_DDR_DQ17_504 AD26 PS_DDR4_DQ18 PS_DDR_DQ18_504 AD25	PS_DDR4_DQ15	PS_DDR_DQ15_504	AG24
PS_DDR4_DQ18 PS_DDR_DQ18_504 AD25	PS_DDR4_DQ16	PS_DDR_DQ16_504	AC26
	PS_DDR4_DQ17	PS_DDR_DQ17_504	AD26
	PS_DDR4_DQ18	PS_DDR_DQ18_504	AD25
PS_DDR4_DQ19 PS_DDR_DQ19_504 AD24	PS_DDR4_DQ19	PS_DDR_DQ19_504	AD24
PS_DDR4_DQ20 PS_DDR_DQ20_504 AG26	PS_DDR4_DQ20	PS_DDR_DQ20_504	AG26
PS_DDR4_DQ21 PS_DDR_DQ21_504 AH25	PS_DDR4_DQ21	PS_DDR_DQ21_504	AH25
PS_DDR4_DQ22 PS_DDR_DQ22_504 AH26	PS_DDR4_DQ22	PS_DDR_DQ22_504	AH26
PS_DDR4_DQ23 PS_DDR_DQ23_504 AG25	PS_DDR4_DQ23	PS_DDR_DQ23_504	AG25
PS_DDR4_DQ24 PS_DDR_DQ24_504 AH27	PS_DDR4_DQ24	PS_DDR_DQ24_504	AH27



PS_DDR4_DQ25	PS_DDR_DQ25_504	AH28
PS_DDR4_DQ26	PS_DDR_DQ26_504	AF28
PS_DDR4_DQ27	PS_DDR_DQ27_504	AG28
PS_DDR4_DQ28	PS_DDR_DQ28_504	AC27
PS_DDR4_DQ29	PS_DDR_DQ29_504	AD27
PS_DDR4_DQ30	PS_DDR_DQ30_504	AD28
PS_DDR4_DQ31	PS_DDR_DQ31_504	AC28
PS_DDR4_DQ32	PS_DDR_DQ32_504	T22
PS_DDR4_DQ33	PS_DDR_DQ33_504	R22
PS_DDR4_DQ34	PS_DDR_DQ34_504	P22
PS_DDR4_DQ35	PS_DDR_DQ35_504	N22
PS_DDR4_DQ36	PS_DDR_DQ36_504	T23
PS_DDR4_DQ37	PS_DDR_DQ37_504	P24
PS_DDR4_DQ38	PS_DDR_DQ38_504	R24
PS_DDR4_DQ39	PS_DDR_DQ39_504	N24
PS_DDR4_DQ40	PS_DDR_DQ40_504	H24
PS_DDR4_DQ41	PS_DDR_DQ41_504	J24
PS_DDR4_DQ42	PS_DDR_DQ42_504	M24
PS_DDR4_DQ43	PS_DDR_DQ43_504	K24
PS_DDR4_DQ44	PS_DDR_DQ44_504	J22
PS_DDR4_DQ45	PS_DDR_DQ45_504	H22
PS_DDR4_DQ46	PS_DDR_DQ46_504	K22
PS_DDR4_DQ47	PS_DDR_DQ47_504	L22
PS_DDR4_DQ48	PS_DDR_DQ48_504	M25
PS_DDR4_DQ49	PS_DDR_DQ49_504	M26
PS_DDR4_DQ50	PS_DDR_DQ50_504	L25
PS_DDR4_DQ51	PS_DDR_DQ51_504	L26
PS_DDR4_DQ52	PS_DDR_DQ52_504	K28
PS_DDR4_DQ53	PS_DDR_DQ53_504	L28
PS_DDR4_DQ54	PS_DDR_DQ54_504	M28
PS_DDR4_DQ55	PS_DDR_DQ55_504	N28
PS_DDR4_DQ56	PS_DDR_DQ56_504	J28
PS_DDR4_DQ57	PS_DDR_DQ57_504	K27
PS_DDR4_DQ58	PS_DDR_DQ58_504	H28
PS_DDR4_DQ59	PS_DDR_DQ59_504	H27



PS_DDR4_DQ60 PS_DDR_DQ6_504 G26 PS_DDR4_DQ61 PS_DDR_DQ6_504 G25 PS_DDR4_DQ62 PS_DDR_DQ6_504 K25 PS_DDR4_DQ63 PS_DDR_DQ6_504 J25 PS_DDR4_DM0 PS_DDR_DM0_504 AG20 PS_DDR4_DM1 PS_DDR_DM1_504 AE23 PS_DDR4_DM1 PS_DDR_DM2_504 AE25 PS_DDR4_DM3 PS_DDR_DM3_504 AE28 PS_DDR4_DM3 PS_DDR_DM3_504 AE28 PS_DDR4_DM3 PS_DDR_DM3_504 AE28 PS_DDR4_DM4 PS_DDR_DM3_504 R23 PS_DDR4_DM5 PS_DDR_DM3_504 H23 PS_DDR4_DM5 PS_DDR_DM5_504 H23 PS_DDR4_DM6 PS_DDR_DM6_504 L27 PS_DDR4_DM6 PS_DDR_AD5_504 H26 PS_DDR4_DM7 PS_DDR_AD5_504 H26 PS_DDR4_AD PS_DDR_AD5_504 H26 PS_DDR4_AD PS_DDR_AD5_504 M28 PS_DDRA_A2 PS_DDR_A2_504 AB28 PS_DDRA_A3 PS_DDR_A3_504 AA28 <			
PS_DDR4_DQ62 PS_DDR_DQ63 PS_DDR_DQ63_504 J25 PS_DDR4_DQ63 PS_DDR_DQ63_504 J25 PS_DDR4_DM0 PS_DDR_DM0_504 AG20 PS_DDR4_DM1 PS_DDR_DM1_504 AE23 PS_DDR4_DM2 PS_DDR_DM2_504 AE25 PS_DDR4_DM3 PS_DDR_DM3_504 AE28 PS_DDR4_DM3 PS_DDR_DM3_504 AE28 PS_DDR4_DM4 PS_DDR_DM3_504 AE23 PS_DDR4_DM5 PS_DDR_DM5_504 H23 PS_DDR4_DM6 PS_DDR_DM5_504 H23 PS_DDR4_DM6 PS_DDR_DM6_504 L27 PS_DDR4_DM7 PS_DDR_DM7_504 H26 PS_DDR4_DM7 PS_DDR_DM7_504 H26 PS_DDR4_A0 PS_DDR_A0_504 W28 PS_DDR4_A0 PS_DDR_A0_504 W28 PS_DDR4_A1 PS_DDR_A1_504 Y28 PS_DDRA_A2 PS_DDR_A2_504 AB28 PS_DDR4_A3 PS_DDR_A3_504 AA28 PS_DDR4_A4 PS_DDR_A5_504 AA27 PS_DDR4_A6 PS_DDR_A5_504 AA23 <		-	G26
PS_DDR4_DQ63 PS_DDR_DQ63_504 J25 PS_DDR4_DM0 PS_DDR_DM0_504 AG20 PS_DDR4_DM1 PS_DDR_DM1_504 AE23 PS_DDR4_DM2 PS_DDR_DM2_504 AE25 PS_DDR4_DM3 PS_DDR_DM3_504 AE28 PS_DDR4_DM4 PS_DDR_DM3_504 AE28 PS_DDR4_DM4 PS_DDR_DM4_504 R23 PS_DDR4_DM5 PS_DDR_DM5_504 H23 PS_DDR4_DM5 PS_DDR_DM5_504 H23 PS_DDR4_DM6 PS_DDR_DM5_504 H26 PS_DDR4_DM6 PS_DDR_DM6_504 L27 PS_DDR4_DM6 PS_DDR_DM6_504 H26 PS_DDR4_DM7_504 H26 H26 PS_DDR4_DM7_504 H26 H26 PS_DDR4_DM7_504 H26 H27 PS_DDR4_A0 PS_DDR_A0_504 W28 PS_DDR4_A1 PS_DDR_A1_504 W28 PS_DDR4_A3 PS_DDR_A3_504 AA28 PS_DDR4_A6 PS_DDR_A5_504 AA27 PS_DDR4_A6 PS_DDR_A5_504 AA22 PS_DDR4_A8	PS_DDR4_DQ61	PS_DDR_DQ61_504	G25
PS_DDR4_DM0 PS_DDR_DM0_504 AG20 PS_DDR4_DM1 PS_DDR_DM1_504 AE23 PS_DDR4_DM2 PS_DDR_DM2_504 AE25 PS_DDR4_DM3 PS_DDR_DM3_504 AE28 PS_DDR4_DM4 PS_DDR_DM3_504 R23 PS_DDR4_DM4 PS_DDR_DM4_504 R23 PS_DDR4_DM5 PS_DDR_DM5_504 H23 PS_DDR4_DM6 PS_DDR_DM5_504 H23 PS_DDR4_DM6 PS_DDR_DM6_504 L27 PS_DDR4_DM7 PS_DDR_DM7_504 H26 PS_DDR4_DM7 PS_DDR_A0_504 W28 PS_DDR4_A0 PS_DDR_A0_504 W28 PS_DDR4_A1 PS_DDR_A1_504 Y28 PS_DDR4_A2 PS_DDR_A1_504 A828 PS_DDR4_A3 PS_DDR_A3_504 AA28 PS_DDR4_A3 PS_DDR_A4_504 Y27 PS_DDR4_A6 PS_DDR_A6_504 Y22 PS_DDR4_A6 PS_DDR_A6_504 A22 PS_DDR4_A7 PS_DDR_A8_504 AA23 PS_DDR4_A8 PS_DDR_A1_504 AA23 PS_DDR4_A1 <td>PS_DDR4_DQ62</td> <td>PS_DDR_DQ62_504</td> <td>K25</td>	PS_DDR4_DQ62	PS_DDR_DQ62_504	K25
PS_DDR4_DM1 PS_DDR_DM1_504 AE23 PS_DDR4_DM2 PS_DDR_DM2_504 AE25 PS_DDR4_DM3 PS_DDR_DM3_504 AE28 PS_DDR4_DM4 PS_DDR_DM3_504 R23 PS_DDR4_DM5 PS_DDR_DM5_504 H23 PS_DDR4_DM6 PS_DDR_DM5_504 H23 PS_DDR4_DM7 PS_DDR_DM6_504 L27 PS_DDR4_DM7 PS_DDR_DM7_504 H26 PS_DDR4_A0 PS_DDR_DM7_504 H26 PS_DDR4_A0 PS_DDR_A0_504 W28 PS_DDR4_A1 PS_DDR_A1_504 Y28 PS_DDR4_A1 PS_DDR_A1_504 Y28 PS_DDR4_A2 PS_DDR_A3_504 AA28 PS_DDR4_A3 PS_DDR_A3_504 AA28 PS_DDR4_A4 PS_DDR_A5_504 AA27 PS_DDR4_A5 PS_DDR_A5_504 AA27 PS_DDR4_A6 PS_DDR_A7_504 AA23 PS_DDR4_A7 PS_DDR_A8_504 AA22 PS_DDR4_A9 PS_DDR_A9_504 AB23 PS_DDR4_A11 PS_DDR_A10_504 AA25 PS_DDR4_A12 </td <td>PS_DDR4_DQ63</td> <td>PS_DDR_DQ63_504</td> <td>J25</td>	PS_DDR4_DQ63	PS_DDR_DQ63_504	J25
PS_DDR4_DM2 PS_DDR_DM2_504 AE25 PS_DDR4_DM3 PS_DDR_DM3_504 AE28 PS_DDR4_DM4 PS_DDR_DM3_504 R23 PS_DDR4_DM5 PS_DDR_DM5_504 H23 PS_DDR4_DM6 PS_DDR_DM6_504 L27 PS_DDR4_DM7 PS_DDR_DM7_504 H26 PS_DDR4_A0 PS_DDR_A0_504 W28 PS_DDR4_A1 PS_DDR_A0_504 W28 PS_DDR4_A1 PS_DDR_A1_504 Y28 PS_DDR4_A2 PS_DDR_A2_504 AB28 PS_DDR4_A3 PS_DDR_A3_504 AA28 PS_DDR4_A3 PS_DDR_A3_504 AA28 PS_DDR4_A5 PS_DDR_A5_504 AA27 PS_DDR4_A6 PS_DDR_A6_504 Y22 PS_DDR4_A6 PS_DDR_A6_504 Y22 PS_DDR4_A7 PS_DDR_A8_504 AA23 PS_DDR4_A8 PS_DDR_A8_504 AA22 PS_DDR4_A9 PS_DDR_A10_504 AA25 PS_DDR4_A11 PS_DDR_A11_504 AA26 PS_DDR4_A11 PS_DDR_A11_504 AB26 PS_DDR4_A13 <td>PS_DDR4_DM0</td> <td>PS_DDR_DM0_504</td> <td>AG20</td>	PS_DDR4_DM0	PS_DDR_DM0_504	AG20
PS_DDR4_DM3 PS_DDR_DM3_504 AE28 PS_DDR4_DM4 PS_DDR_DM4_504 R23 PS_DDR4_DM5 PS_DDR_DM5_504 H23 PS_DDR4_DM6 PS_DDR_DM6_504 L27 PS_DDR4_DM7 PS_DDR_DM7_504 H26 PS_DDR4_A0 PS_DDR_A0_504 W28 PS_DDR4_A1 PS_DDR_A0_504 W28 PS_DDR4_A1 PS_DDR_A1_504 Y28 PS_DDR4_A2 PS_DDR_A2_504 AB28 PS_DDR4_A3 PS_DDR_A3_504 AA28 PS_DDR4_A3 PS_DDR_A3_504 AA28 PS_DDR4_A5 PS_DDR_A5_504 AA27 PS_DDR4_A6 PS_DDR_A5_504 AA27 PS_DDR4_A6 PS_DDR_A7_504 AA23 PS_DDR4_A7 PS_DDR_A7_504 AA23 PS_DDR4_A8 PS_DDR_A9_504 AB23 PS_DDR4_A9 PS_DDR_A9_504 AB23 PS_DDR4_A11 PS_DDR_A11_504 AA26 PS_DDR4_A11 PS_DDR_A11_504 AB26 PS_DDR4_A13 PS_DDR_A13_504 AB26 PS_DDR4_A13 <td>PS_DDR4_DM1</td> <td>PS_DDR_DM1_504</td> <td>AE23</td>	PS_DDR4_DM1	PS_DDR_DM1_504	AE23
PS_DDR4_DM4 PS_DDR_DM4_504 R23 PS_DDR4_DM5 PS_DDR_DM5_504 H23 PS_DDR4_DM6 PS_DDR_DM6_504 L27 PS_DDR4_DM7 PS_DDR_DM7_504 H26 PS_DDR4_A0 PS_DDR_A0_504 W28 PS_DDR4_A1 PS_DDR_A1_504 Y28 PS_DDR4_A1 PS_DDR_A1_504 Y28 PS_DDR4_A2 PS_DDR_A1_504 AB28 PS_DDR4_A3 PS_DDR_A2_504 AB28 PS_DDR4_A3 PS_DDR_A3_504 AA28 PS_DDR4_A4 PS_DDR_A4_504 Y27 PS_DDR4_A5 PS_DDR_A5_504 AA27 PS_DDR4_A6 PS_DDR_A6_504 Y22 PS_DDR4_A7 PS_DDR_A8_504 AA23 PS_DDR4_A8 PS_DDR_A9_504 AB23 PS_DDR4_A9 PS_DDR_A9_504 AB23 PS_DDR4_A10 PS_DDR_A10_504 AA25 PS_DDR4_A11 PS_DDR_A11_504 AA26 PS_DDR4_A12 PS_DDR_A12_504 AB26 PS_DDR4_WE_B PS_DDR_A13_504 AB26 PS_DDR4_WE_B <td>PS_DDR4_DM2</td> <td>PS_DDR_DM2_504</td> <td>AE25</td>	PS_DDR4_DM2	PS_DDR_DM2_504	AE25
PS_DDR4_DM5 PS_DDR_DM5_504 H23 PS_DDR4_DM6 PS_DDR_DM6_504 L27 PS_DDR4_DM7 PS_DDR_DM7_504 H26 PS_DDR4_A0 PS_DDR_A0_504 W28 PS_DDR4_A1 PS_DDR_A1_504 Y28 PS_DDR4_A2 PS_DDR_A2_504 AB28 PS_DDR4_A3 PS_DDR_A3_504 AA28 PS_DDR4_A3 PS_DDR_A3_504 AA28 PS_DDR4_A4 PS_DDR_A4_504 Y27 PS_DDR4_A5 PS_DDR_A5_504 AA27 PS_DDR4_A6 PS_DDR_A5_504 AA27 PS_DDR4_A6 PS_DDR_A7_504 AA23 PS_DDR4_A7 PS_DDR_A8_504 AA22 PS_DDR4_A8 PS_DDR_A8_504 AA22 PS_DDR4_A9 PS_DDR_A9_504 AB23 PS_DDR4_A10 PS_DDR_A10_504 AA25 PS_DDR4_A11 PS_DDR_A11_504 AA26 PS_DDR4_A11 PS_DDR_A12_504 AB25 PS_DDR4_A13 PS_DDR_A13_504 AB26 PS_DDR4_A13 PS_DDR_A14_504 AB24 PS_DDR4_CAS_B	PS_DDR4_DM3	PS_DDR_DM3_504	AE28
PS_DDR4_DM6 PS_DDR_DM6_504 L27 PS_DDR4_DM7 PS_DDR_DM7_504 H26 PS_DDR4_A0 PS_DDR_A0_504 W28 PS_DDR4_A1 PS_DDR_A1_504 Y28 PS_DDR4_A2 PS_DDR_A2_504 AB28 PS_DDR4_A3 PS_DDR_A3_504 AA28 PS_DDR4_A3 PS_DDR_A3_504 Y27 PS_DDR4_A4 PS_DDR_A4_504 Y27 PS_DDR4_A5 PS_DDR_A5_504 AA27 PS_DDR4_A6 PS_DDR_A5_504 AA23 PS_DDR4_A7 PS_DDR_A7_504 AA23 PS_DDR4_A8 PS_DDR_A8_504 AA22 PS_DDR4_A9 PS_DDR_A9_504 AB23 PS_DDR4_A10 PS_DDR_A10_504 AA25 PS_DDR4_A11 PS_DDR_A11_504 AA26 PS_DDR4_A12 PS_DDR_A13_504 AB25 PS_DDR4_A13 PS_DDR_A13_504 AB26 PS_DDR4_CAS_B PS_DDR_A14_504 AB24 PS_DDR4_CAS_B PS_DDR_A15_504 AC24 PS_DDR4_RAS_B PS_DDR_A16_504 AC23 PS_DD	PS_DDR4_DM4	PS_DDR_DM4_504	R23
PS_DDR4_DM7 PS_DDR_DM7_504 H26 PS_DDR4_A0 PS_DDR_A0_504 W28 PS_DDR4_A1 PS_DDR_A1_504 Y28 PS_DDR4_A2 PS_DDR_A2_504 AB28 PS_DDR4_A3 PS_DDR_A3_504 AA28 PS_DDR4_A4 PS_DDR_A4_504 Y27 PS_DDR4_A5 PS_DDR_A5_504 AA27 PS_DDR4_A6 PS_DDR_A6_504 Y22 PS_DDR4_A7 PS_DDR_A7_504 AA23 PS_DDR4_A8 PS_DDR_A8_504 AA22 PS_DDR4_A9 PS_DDR_A8_504 AB23 PS_DDR4_A9 PS_DDR_A10_504 AA25 PS_DDR4_A10 PS_DDR_A11_504 AA26 PS_DDR4_A11 PS_DDR_A11_504 AA26 PS_DDR4_A12 PS_DDR_A13_504 AB25 PS_DDR4_A13 PS_DDR_A13_504 AB26 PS_DDR4_WE_B PS_DDR_A15_504 AB24 PS_DDR4_CAS_B PS_DDR_A15_504 AC24 PS_DDR4_RAS_B PS_DDR_A16_504 AC23 PS_DDR4_ALERT_B PS_DDR_ALERT_N_504 V23 <	PS_DDR4_DM5	PS_DDR_DM5_504	H23
PS_DDR4_A0 PS_DDR_A0_504 W28 PS_DDR4_A1 PS_DDR_A1_504 Y28 PS_DDR4_A2 PS_DDR_A2_504 AB28 PS_DDR4_A3 PS_DDR_A3_504 AA28 PS_DDR4_A4 PS_DDR_A4_504 Y27 PS_DDR4_A5 PS_DDR_A5_504 AA27 PS_DDR4_A6 PS_DDR_A6_504 Y22 PS_DDR4_A7 PS_DDR_A7_504 AA23 PS_DDR4_A8 PS_DDR_A8_504 AA22 PS_DDR4_A9 PS_DDR_A8_504 AB23 PS_DDR4_A10 PS_DDR_A10_504 AA25 PS_DDR4_A11 PS_DDR_A11_504 AA26 PS_DDR4_A12 PS_DDR_A11_504 AB26 PS_DDR4_A13 PS_DDR_A13_504 AB26 PS_DDR4_WE_B PS_DDR_A13_504 AB26 PS_DDR4_WE_B PS_DDR_A15_504 AC24 PS_DDR4_RAS_B PS_DDR_A16_504 AC24 PS_DDR4_RAS_B PS_DDR_ACT_N_504 Y23 PS_DDR4_ALERT_B PS_DDR_ALERT_N_504 U25	PS_DDR4_DM6	PS_DDR_DM6_504	L27
PS_DDR4_A1 PS_DDR_A1_504 Y28 PS_DDR4_A2 PS_DDR_A2_504 AB28 PS_DDR4_A3 PS_DDR_A3_504 AA28 PS_DDR4_A4 PS_DDR_A4_504 Y27 PS_DDR4_A5 PS_DDR_A5_504 AA27 PS_DDR4_A6 PS_DDR_A6_504 Y22 PS_DDR4_A7 PS_DDR_A7_504 AA23 PS_DDR4_A8 PS_DDR_A8_504 AA22 PS_DDR4_A9 PS_DDR_A9_504 AB23 PS_DDR4_A10 PS_DDR_A10_504 AA25 PS_DDR4_A11 PS_DDR_A11_504 AA26 PS_DDR4_A12 PS_DDR_A12_504 AB25 PS_DDR4_A13 PS_DDR_A13_504 AB26 PS_DDR4_WE_B PS_DDR_A13_504 AB26 PS_DDR4_CAS_B PS_DDR_A15_504 AC24 PS_DDR4_RAS_B PS_DDR_A16_504 AC23 PS_DDR4_ACT_B PS_DDR_ACT_N_504 Y23 PS_DDR4_ALERT_B PS_DDR_ALERT_N_504 U25	PS_DDR4_DM7	PS_DDR_DM7_504	H26
PS_DDR4_A2 PS_DDR_A2_504 AB28 PS_DDR4_A3 PS_DDR_A3_504 AA28 PS_DDR4_A4 PS_DDR_A4_504 Y27 PS_DDR4_A5 PS_DDR_A5_504 AA27 PS_DDR4_A6 PS_DDR_A6_504 Y22 PS_DDR4_A7 PS_DDR_A7_504 AA23 PS_DDR4_A8 PS_DDR_A8_504 AA22 PS_DDR4_A9 PS_DDR_A9_504 AB23 PS_DDR4_A10 PS_DDR_A10_504 AA25 PS_DDR4_A11 PS_DDR_A11_504 AA26 PS_DDR4_A12 PS_DDR_A12_504 AB25 PS_DDR4_A13 PS_DDR_A13_504 AB26 PS_DDR4_WE_B PS_DDR_A14_504 AB24 PS_DDR4_CAS_B PS_DDR_A15_504 AC24 PS_DDR4_RAS_B PS_DDR_A16_504 AC23 PS_DDR4_ACT_B PS_DDR_ACT_N_504 Y23 PS_DDR4_ALERT_B PS_DDR_ALERT_N_504 U25	PS_DDR4_A0	PS_DDR_A0_504	W28
PS_DDR4_A3 PS_DDR_A3_504 AA28 PS_DDR4_A4 PS_DDR_A4_504 Y27 PS_DDR4_A5 PS_DDR_A5_504 AA27 PS_DDR4_A6 PS_DDR_A6_504 Y22 PS_DDR4_A7 PS_DDR_A7_504 AA23 PS_DDR4_A8 PS_DDR_A8_504 AA22 PS_DDR4_A9 PS_DDR_A9_504 AB23 PS_DDR4_A10 PS_DDR_A10_504 AA25 PS_DDR4_A11 PS_DDR_A11_504 AA26 PS_DDR4_A12 PS_DDR_A12_504 AB25 PS_DDR4_A13 PS_DDR_A13_504 AB26 PS_DDR4_WE_B PS_DDR_A14_504 AB24 PS_DDR4_CAS_B PS_DDR_A15_504 AC24 PS_DDR4_RAS_B PS_DDR_A16_504 AC23 PS_DDR4_ACT_B PS_DDR_ACT_N_504 Y23 PS_DDR4_ALERT_B PS_DDR_ALERT_N_504 U25	PS_DDR4_A1	PS_DDR_A1_504	Y28
PS_DDR4_A4 PS_DDR_A4_504 Y27 PS_DDR4_A5 PS_DDR_A5_504 AA27 PS_DDR4_A6 PS_DDR_A6_504 Y22 PS_DDR4_A7 PS_DDR_A7_504 AA23 PS_DDR4_A8 PS_DDR_A8_504 AA22 PS_DDR4_A9 PS_DDR_A9_504 AB23 PS_DDR4_A10 PS_DDR_A10_504 AA25 PS_DDR4_A11 PS_DDR_A11_504 AA26 PS_DDR4_A12 PS_DDR_A12_504 AB25 PS_DDR4_A13 PS_DDR_A13_504 AB26 PS_DDR4_WE_B PS_DDR_A14_504 AB24 PS_DDR4_CAS_B PS_DDR_A15_504 AC24 PS_DDR4_RAS_B PS_DDR_A16_504 AC23 PS_DDR4_ACT_B PS_DDR_ACT_N_504 U25	PS_DDR4_A2	PS_DDR_A2_504	AB28
PS_DDR4_A5 PS_DDR_A5_504 AA27 PS_DDR4_A6 PS_DDR_A6_504 Y22 PS_DDR4_A7 PS_DDR_A7_504 AA23 PS_DDR4_A8 PS_DDR_A8_504 AA22 PS_DDR4_A9 PS_DDR_A9_504 AB23 PS_DDR4_A10 PS_DDR_A10_504 AA25 PS_DDR4_A11 PS_DDR_A11_504 AA26 PS_DDR4_A12 PS_DDR_A12_504 AB25 PS_DDR4_A13 PS_DDR_A13_504 AB26 PS_DDR4_WE_B PS_DDR_A14_504 AB24 PS_DDR4_CAS_B PS_DDR_A15_504 AC24 PS_DDR4_RAS_B PS_DDR_A16_504 AC23 PS_DDR4_ACT_B PS_DDR_ACT_N_504 Y23 PS_DDR4_ALERT_B PS_DDR_ALERT_N_504 U25	PS_DDR4_A3	PS_DDR_A3_504	AA28
PS_DDR4_A6 PS_DDR_A6_504 Y22 PS_DDR4_A7 PS_DDR_A7_504 AA23 PS_DDR4_A8 PS_DDR_A8_504 AA22 PS_DDR4_A9 PS_DDR_A9_504 AB23 PS_DDR4_A10 PS_DDR_A10_504 AA25 PS_DDR4_A11 PS_DDR_A11_504 AA26 PS_DDR4_A12 PS_DDR_A12_504 AB25 PS_DDR4_A13 PS_DDR_A13_504 AB26 PS_DDR4_WE_B PS_DDR_A14_504 AB24 PS_DDR4_CAS_B PS_DDR_A15_504 AC24 PS_DDR4_RAS_B PS_DDR_A16_504 AC23 PS_DDR4_ACT_B PS_DDR_ACT_N_504 Y23 PS_DDR4_ALERT_B PS_DDR_ALERT_N_504 U25	PS_DDR4_A4	PS_DDR_A4_504	Y27
PS_DDR4_A7 PS_DDR_A7_504 AA23 PS_DDR4_A8 PS_DDR_A8_504 AA22 PS_DDR4_A9 PS_DDR_A9_504 AB23 PS_DDR4_A10 PS_DDR_A10_504 AA25 PS_DDR4_A11 PS_DDR_A11_504 AA26 PS_DDR4_A12 PS_DDR_A12_504 AB25 PS_DDR4_A13 PS_DDR_A13_504 AB26 PS_DDR4_WE_B PS_DDR_A14_504 AB24 PS_DDR4_CAS_B PS_DDR_A15_504 AC24 PS_DDR4_RAS_B PS_DDR_A16_504 AC23 PS_DDR4_ACT_B PS_DDR_ACT_N_504 Y23 PS_DDR4_ALERT_B PS_DDR_ALERT_N_504 U25	PS_DDR4_A5	PS_DDR_A5_504	AA27
PS_DDR4_A8 PS_DDR_A8_504 AA22 PS_DDR4_A9 PS_DDR_A9_504 AB23 PS_DDR4_A10 PS_DDR_A10_504 AA25 PS_DDR4_A11 PS_DDR_A11_504 AA26 PS_DDR4_A12 PS_DDR_A12_504 AB25 PS_DDR4_A13 PS_DDR_A13_504 AB26 PS_DDR4_WE_B PS_DDR_A14_504 AB24 PS_DDR4_CAS_B PS_DDR_A15_504 AC24 PS_DDR4_RAS_B PS_DDR_A16_504 AC23 PS_DDR4_ACT_B PS_DDR_ACT_N_504 Y23 PS_DDR4_ALERT_B PS_DDR_ALERT_N_504 U25	PS_DDR4_A6	PS_DDR_A6_504	Y22
PS_DDR4_A9 PS_DDR_A9_504 AB23 PS_DDR4_A10 PS_DDR_A10_504 AA25 PS_DDR4_A11 PS_DDR_A11_504 AA26 PS_DDR4_A12 PS_DDR_A12_504 AB25 PS_DDR4_A13 PS_DDR_A13_504 AB26 PS_DDR4_WE_B PS_DDR_A14_504 AB24 PS_DDR4_CAS_B PS_DDR_A15_504 AC24 PS_DDR4_RAS_B PS_DDR_A16_504 AC23 PS_DDR4_ACT_B PS_DDR_ACT_N_504 Y23 PS_DDR4_ALERT_B PS_DDR_ALERT_N_504 U25	PS_DDR4_A7	PS_DDR_A7_504	AA23
PS_DDR4_A10 PS_DDR_A10_504 AA25 PS_DDR4_A11 PS_DDR_A11_504 AA26 PS_DDR4_A12 PS_DDR_A12_504 AB25 PS_DDR4_A13 PS_DDR_A13_504 AB26 PS_DDR4_WE_B PS_DDR_A14_504 AB24 PS_DDR4_CAS_B PS_DDR_A15_504 AC24 PS_DDR4_RAS_B PS_DDR_A16_504 AC23 PS_DDR4_ACT_B PS_DDR_ACT_N_504 Y23 PS_DDR4_ALERT_B PS_DDR_ALERT_N_504 U25	PS_DDR4_A8	PS_DDR_A8_504	AA22
PS_DDR4_A11 PS_DDR_A11_504 AA26 PS_DDR4_A12 PS_DDR_A12_504 AB25 PS_DDR4_A13 PS_DDR_A13_504 AB26 PS_DDR4_WE_B PS_DDR_A14_504 AB24 PS_DDR4_CAS_B PS_DDR_A15_504 AC24 PS_DDR4_RAS_B PS_DDR_A16_504 AC23 PS_DDR4_ACT_B PS_DDR_ACT_N_504 Y23 PS_DDR4_ALERT_B PS_DDR_ALERT_N_504 U25	PS_DDR4_A9	PS_DDR_A9_504	AB23
PS_DDR4_A12 PS_DDR_A12_504 AB25 PS_DDR4_A13 PS_DDR_A13_504 AB26 PS_DDR4_WE_B PS_DDR_A14_504 AB24 PS_DDR4_CAS_B PS_DDR_A15_504 AC24 PS_DDR4_RAS_B PS_DDR_A16_504 AC23 PS_DDR4_ACT_B PS_DDR_ACT_N_504 Y23 PS_DDR4_ALERT_B PS_DDR_ALERT_N_504 U25	PS_DDR4_A10	PS_DDR_A10_504	AA25
PS_DDR4_A13 PS_DDR_A13_504 AB26 PS_DDR4_WE_B PS_DDR_A14_504 AB24 PS_DDR4_CAS_B PS_DDR_A15_504 AC24 PS_DDR4_RAS_B PS_DDR_A16_504 AC23 PS_DDR4_ACT_B PS_DDR_ACT_N_504 Y23 PS_DDR4_ALERT_B PS_DDR_ALERT_N_504 U25	PS_DDR4_A11	PS_DDR_A11_504	AA26
PS_DDR4_WE_B PS_DDR_A14_504 AB24 PS_DDR4_CAS_B PS_DDR_A15_504 AC24 PS_DDR4_RAS_B PS_DDR_A16_504 AC23 PS_DDR4_ACT_B PS_DDR_ACT_N_504 Y23 PS_DDR4_ALERT_B PS_DDR_ALERT_N_504 U25	PS_DDR4_A12	PS_DDR_A12_504	AB25
PS_DDR4_CAS_B PS_DDR_A15_504 AC24 PS_DDR4_RAS_B PS_DDR_A16_504 AC23 PS_DDR4_ACT_B PS_DDR_ACT_N_504 Y23 PS_DDR4_ALERT_B PS_DDR_ALERT_N_504 U25	PS_DDR4_A13	PS_DDR_A13_504	AB26
PS_DDR4_RAS_B PS_DDR_A16_504 AC23 PS_DDR4_ACT_B PS_DDR_ACT_N_504 Y23 PS_DDR4_ALERT_B PS_DDR_ALERT_N_504 U25	PS_DDR4_WE_B	PS_DDR_A14_504	AB24
PS_DDR4_ACT_B PS_DDR_ACT_N_504 Y23 PS_DDR4_ALERT_B PS_DDR_ALERT_N_504 U25	PS_DDR4_CAS_B	PS_DDR_A15_504	AC24
PS_DDR4_ALERT_B PS_DDR_ALERT_N_504 U25	PS_DDR4_RAS_B	PS_DDR_A16_504	AC23
	PS_DDR4_ACT_B	PS_DDR_ACT_N_504	Y23
PS DDR4 BA0 PS DDR BA0 504 V23	PS_DDR4_ALERT_B	PS_DDR_ALERT_N_504	U25
1	PS_DDR4_BA0	PS_DDR_BA0_504	V23
PS_DDR4_BA1 PS_DDR_BA1_504 W22	PS_DDR4_BA1	PS_DDR_BA1_504	W22
PS_DDR4_BG0 PS_DDR_BG0_504 W24	PS_DDR4_BG0	PS_DDR_BG0_504	W24
PS_DDR4_CS0_B PS_DDR_CS_N0_504 W27	PS_DDR4_CS0_B	PS_DDR_CS_N0_504	W27



PS_DDR4_ODT0	PS_DDR_ODT0_504	U28
PS_DDR4_PARITY	PS_DDR_PARITY_504	V24
PS_DDR4_RESET_B	PS_DDR_RST_N_504	U23
PS_DDR4_CLK0_P	PS_DDR_CK0_P_504	W25
PS_DDR4_CLK0_N	PS_DDR_CK0_N_504	W26
PS_DDR4_CKE0	PS_DDR_CKE0_504	V28

PL 端 DDR4 SDRAM 引脚分配:

信号名称	引脚名	引脚号
PL_DDR4_DQS0_P	IO_L22P_T3U_N6_DBC_AD0P_64	AE2
PL_DDR4_DQS0_N	IO_L22N_T3U_N7_DBC_AD0N_64	AF2
PL_DDR4_DQS1_P	IO_L16P_T2U_N6_QBC_AD3P_64	AD2
PL_DDR4_DQS1_N	IO_L16N_T2U_N7_QBC_AD3N_64	AD1
PL_DDR4_DQ0	IO_L24N_T3U_N11_64	AG1
PL_DDR4_DQ1	IO_L24P_T3U_N10_64	AF1
PL_DDR4_DQ2	IO_L23N_T3U_N9_64	AH1
PL_DDR4_DQ3	IO_L23P_T3U_N8_64	AH2
PL_DDR4_DQ4	IO_L21N_T3L_N5_AD8N_64	AF3
PL_DDR4_DQ5	IO_L21P_T3L_N4_AD8P_64	AE3
PL_DDR4_DQ6	IO_L20N_T3L_N3_AD1N_64	AH3
PL_DDR4_DQ7	IO_L20P_T3L_N2_AD1P_64	AG3
PL_DDR4_DQ8	IO_L18N_T2U_N11_AD2N_64	AC1
PL_DDR4_DQ9	IO_L18P_T2U_N10_AD2P_64	AB1
PL_DDR4_DQ10	IO_L17N_T2U_N9_AD10N_64	AC2
PL_DDR4_DQ11	IO_L17P_T2U_N8_AD10P_64	AB2
PL_DDR4_DQ12	IO_L15N_T2L_N5_AD11N_64	AB3
PL_DDR4_DQ13	IO_L15P_T2L_N4_AD11P_64	AB4
PL_DDR4_DQ14	IO_L14N_T2L_N3_GC_64	AC3
PL_DDR4_DQ15	IO_L14P_T2L_N2_GC_64	AC4
PL_DDR4_DM0	IO_L19P_T3L_N0_DBC_AD9P_64	AG4
PL_DDR4_DM1	IO_L13P_T2L_N0_GC_QBC_64	AD5
PL_DDR4_A0	IO_L8N_T1L_N3_AD5N_64	AG8
PL_DDR4_A1	IO_L3P_T0L_N4_AD15P_64	AB8
PL_DDR4_A2	IO_L8P_T1L_N2_AD5P_64	AF8



PL_DDR4_A3	IO_L3N_T0L_N5_AD15N_64	AC8
PL_DDR4_A4	IO_L11P_T1U_N8_GC_64	AF7
PL_DDR4_A5	IO_L4P_T0U_N6_DBC_AD7P_64	AD7
PL_DDR4_A6	IO_L9N_T1L_N5_AD12N_64	AH7
PL_DDR4_A7	IO_L2P_T0L_N2_64	AE9
PL_DDR4_A8	IO_L9P_T1L_N4_AD12P_64	AH8
PL_DDR4_A9	IO_L1P_T0L_N0_DBC_64	AC9
PL_DDR4_A10	IO_L4N_T0U_N7_DBC_AD7N_64	AE7
PL_DDR4_A11	IO_L7N_T1L_N1_QBC_AD13N_64	AH9
PL_DDR4_A12	IO_L6N_T0U_N11_AD6N_64	AC6
PL_DDR4_A13	IO_L1N_T0L_N1_DBC_64	AD9
PL_DDR4_BA0	IO_T1U_N12_64	AH6
PL_DDR4_BA1	IO_L5N_T0U_N9_AD14N_64	AC7
PL_DDR4_RAS_B	IO_T2U_N12_64	AB5
PL_DDR4_CAS_B	IO_L5P_T0U_N8_AD14P_64	AB7
PL_DDR4_WE_B	IO_L11N_T1U_N9_GC_64	AF6
PL_DDR4_ACT_B	IO_L13N_T2L_N1_GC_QBC_64	AD4
PL_DDR4_CS_B	IO_L6P_T0U_N10_AD6P_64	AB6
PL_DDR4_BG0	IO_L2N_T0L_N3_64	AE8
PL_DDR4_RST	IO_L7P_T1L_N0_QBC_AD13P_64	AG9
PL_DDR4_CLK_N	IO_L10N_T1U_N7_QBC_AD4N_64	AG5
PL_DDR4_CLK_P	IO_L10P_T1U_N6_QBC_AD4P_64	AG6
PL_DDR4_CKE	IO_T3U_N12_64	AE4
PL_DDR4_OTD	IO_L19N_T3L_N1_DBC_AD9N_64	AH4

(四) QSPI Flash

ACU5EV 核心板配有 1 片 256MBit 大小的 Quad-SPI FLASH 芯片组成 8 位带宽数据总线 ,FLASH 型号为 MT25QU256ABA1EW9 ,它使用 1.8V CMOS 电压标准。由于 QSPI FLASH 的非易失特性,在使用中, 它可以作为系统的启动设备来存储系统的启动镜像。这些镜像主要包括 FPGA 的 bit 文件、ARM 的应用程序代码以及其它的用户数据文件。QSPI FLASH 的具体型号和相关参数见表 2-4-1。

位 号	芯片类型	容量	厂家
U5	MT25QU256ABA1EW9	256M bit	Winbond



表2-4-1 QSPI Flash的型号和参数

QSPI FLASH 连接到 ZYNQ 芯片的 PS 部分 BANK500 的 GPIO 口上,在系统设计中需要配置这些 PS 端的 GPIO 口功能为 QSPI FLASH 接口。为图 4-1 为 QSPI Flash 在原理图中的部分。




图 2-4-1 QSPI Flash 连接示意图

配置芯片引脚分配:

信号名称	引脚名	引脚号
MIO0_QSPI0_SCLK	PS_MIO0_500	AG15
MIO1_QSPI0_IO1	PS_MIO1_500	AG16
MIO2_QSPI0_IO2	PS_MIO2_500	AF15
MIO3_QSPI0_IO3	PS_MIO3_500	AH15
MIO4_QSPI0_IO0	PS_MIO4_500	AH16
MIO5_QSPI0_SS_B	PS_MIO5_500	AD16

(五) eMMC Flash

ACU5EV 核心板配有一片大容量的 8GB 大小的 eMMC FLASH 芯片,型号为MTFC8GAKAJCN-4M,它支持 JEDEC e-MMC V5.0 标准的 HS-MMC 接口,电平支持 1.8V或者 3.3V。eMMC FLASH 和 ZYNQ 连接的数据宽度为 8bit。由于 eMMC FLASH 的大容量和非易失特性,在 ZYNQ 系统使用中,它可以作为系统大容量的存储设备,比如存储 ARM 的



应用程序、系统文件以及其它的用户数据文件。eMMC FLASH 的具体型号和相关参数见表 2-5-1。

位 号	芯片类型	容量	厂家
U19	MTFC8GAKAJCN-4M	8G Byte	Micron

表2-5-1 eMMC Flash的型号和参数

eMMC FLASH 连接到 ZYNQ UltraScale+的 PS 部分 BANK500 的 GPIO 口上,在系统设计中需要配置这些 PS 端的 GPIO 口功能为 EMMC 接口。为图 2-5-1 为 eMMC Flash 在原理图中的部分。




图 2-5-1 eMMC Flash 连接示意图

配置芯片引脚分配:

信号名称	引脚名	引脚号
MMC_DAT0	PS_MIO13_500	AH18
MMC_DAT1	PS_MIO14_500	AG18
MMC_DAT2	PS_MIO15_500	AE18
MMC_DAT3	PS_MIO16_500	AF18
MMC_DAT4	PS_MIO17_500	AC18
MMC_DAT5	PS_MIO18_500	AC19
MMC_DAT6	PS_MIO19_500	AE19
MMC_DAT7	PS_MIO20_500	AD19
MMC_CMD	PS_MIO21_500	AC21
MMC_CCLK	PS_MIO22_500	AB20
MMC_RSTN	PS_MIO23_500	AB18



(六) 时钟配置

核心板上分别为 PS 系统, PL 逻辑部分提供了参考时钟和 RTC 实时时钟, 使 PS 系统和 PL 逻辑可以单独工作。时钟电路设计的示意图如下图 2-6-1 所示:




图 2-6-1 核心板时钟源

PS 系统 RTC 实时时钟

核心板上的无源晶体 Y2 为 PS 系统的提供 32.768KHz 的实时时钟源。晶体连接到 ZYNQ 芯片的 BANK503 的 PS PADI 503 和 PS PADO 503 的管脚上。其原理图如图 2-6-2 所示:




图 2-6-2 RTC 的无源晶振

时钟引脚分配:

信号名称	引脚
PS_PADI_503	N17
PS_PADO_503	N18

PS 系统时钟源

核心板上的 X1 晶振为 PS 部分提供 33.333MHz 的时钟输入。时钟的输入连接到 ZYNQ 芯片的 BANK503 的 PS REF CLK 503 的管脚上。其原理图如图 2-6-3 所示:






图 2-6-3 PS 部分的有源晶振

时钟引脚分配:

信号名称	引脚
PS_CLK	R16

PL 系统时钟源

板上提供了一个差分 200MHz 的 PL 系统时钟源,用于 DDR4 控制器的参考时钟。晶振输出连接到 PL BANK64 的全局时钟(MRCC),这个全局时钟可以用来驱动 FPGA 内的 DDR4 控制器和用户逻辑电路。该时钟源的原理图如图 2-6-4 所示




图 2-6-4 PL系统时钟源

PL 时钟引脚分配:

信号名称	引脚
PL_CLK0_P	AE5
PL_CLK0_N	AF5



(七) LED 灯

ACU5EV 核心板上有 1 个红色电源指示灯(PWR) ,1 个是配置 LED 灯(DONE)。当核心板供电后,电源指示灯会亮起;当 FPGA 配置程序后,配置 LED 灯会亮起。LED 灯硬件连接的示意图如图 2-7-1 所示:





图 2-7-1 核心板 LED 灯硬件连接示意图

(八) 电源

ACU5EV 核心板供电电压为+12V 通过连接底板给核心板供电。核心板上通过一个 PMIC 芯片 TPS6508641 产生 XCZU5EV 芯片所需要的所有电源, TPS6508641 电源设计请参考电源芯片手册,设计框图如下:






另外 XCZU5EV 芯片的 BANK65, BANK66 的 VCCIO 电源是由底板提供,方便用户修改,但供电最高不能超过 1.8V。



(九) 结构图



正面图 (Top View)

(十) 连接器管脚定义

核心板一共扩展出 4 个高速扩展口,使用 4 个 120Pin 的板间连接器(J29~J32)和底板连接,连接器使用松下的 AXK5A2137YG,对应底板的连接器型号为 AXK6A2337YG。其中 J29 连接 BANK65,BANK66 的 IO J30 连接 BANK45,BANK46 ,BANK66 的 IO 和 BANK505 MGT 的收发器信号,J31 连接 BANK43,BANK44 的 IO,J32 连接 PS 的 MIO,VCCO_65, VCCO_66 和+12V 电源。

其中 BANK43~46 的 IO 的电平标准为 3.3V, BANK65,66 的电平标准由底板的 VCCO_65, VCCO_66 电源决定,但不能超过+1.8V; MIO 的电平标准也为 1.8V。

J29 连接器的引脚分配

J29 管脚	信号名称	引脚号	J29 管脚	信号名称	引脚号
1	B65_L2_N	V9	2	B65_L22_P	K8
3	B65_L2_P	U9	4	B65_L22_N	K7
5	GND	-	6	GND	-
7	B65_L4_N	Т8	8	B65_L20_P	J6



9 B65_L4_P R8 10 B65_L20_N H6 11 GND - 12 GND - 13 B65_L1_N Y8 14 B65_L6_N T6 15 B65_L1_P W8 16 B65_L6_P R6 17 GND - 18 GND - 19 B65_L7_P L1 20 B65_L17_P N9 21 B65_L7_N K1 22 B65_L17_N N8 23 GND - 24 GND - 25 B65_L15_P N7 26 B65_L9_P K2 27 B65_L15_N N6 28 B65_L9_N J2 29 GND - 30 GND - 31 B65_L16_P P7 32 B65_L3_N V8 33 B65_L16_P P7 32 B65_L3_N V8 33 B65_L16_N P6 34 B65_L3_P U8 35 GND - 36 GND - 37 B65_L14_P M6 38 B65_L19_P J5	
13 B65_L1_N Y8 14 B65_L6_N T6 15 B65_L1_P W8 16 B65_L6_P R6 17 GND - 18 GND - 19 B65_L7_P L1 20 B65_L17_P N9 21 B65_L7_N K1 22 B65_L17_N N8 23 GND - 24 GND - 25 B65_L15_P N7 26 B65_L9_P K2 27 B65_L15_N N6 28 B65_L9_N J2 29 GND - 30 GND - 31 B65_L16_P P7 32 B65_L3_N V8 33 B65_L16_N P6 34 B65_L3_P U8 35 GND - 36 GND - 37 B65_L14_P M6 38 B65_L19_P J5	
15 B65_L1_P W8 16 B65_L6_P R6 17 GND - 18 GND - 19 B65_L7_P L1 20 B65_L17_P N9 21 B65_L7_N K1 22 B65_L17_N N8 23 GND - 24 GND - 25 B65_L15_P N7 26 B65_L9_P K2 27 B65_L15_N N6 28 B65_L9_N J2 29 GND - 30 GND - 31 B65_L16_P P7 32 B65_L3_N V8 33 B65_L16_N P6 34 B65_L3_P U8 35 GND - 36 GND - 37 B65_L14_P M6 38 B65_L19_P J5	
17 GND - 18 GND - 19 B65_L7_P L1 20 B65_L17_P N9 21 B65_L7_N K1 22 B65_L17_N N8 23 GND - 24 GND - 25 B65_L15_P N7 26 B65_L9_P K2 27 B65_L15_N N6 28 B65_L9_N J2 29 GND - 30 GND - 31 B65_L16_P P7 32 B65_L3_N V8 33 B65_L16_N P6 34 B65_L3_P U8 35 GND - 36 GND - 37 B65_L14_P M6 38 B65_L19_P J5	
19 B65_L7_P L1 20 B65_L17_P N9 21 B65_L7_N K1 22 B65_L17_N N8 23 GND - 24 GND - 25 B65_L15_P N7 26 B65_L9_P K2 27 B65_L15_N N6 28 B65_L9_N J2 29 GND - 30 GND - 31 B65_L16_P P7 32 B65_L3_N V8 33 B65_L16_N P6 34 B65_L3_P U8 35 GND - 36 GND - 37 B65_L14_P M6 38 B65_L19_P J5	
21 B65_L7_N K1 22 B65_L17_N N8 23 GND - 24 GND - 25 B65_L15_P N7 26 B65_L9_P K2 27 B65_L15_N N6 28 B65_L9_N J2 29 GND - 30 GND - 31 B65_L16_P P7 32 B65_L3_N V8 33 B65_L16_N P6 34 B65_L3_P U8 35 GND - 36 GND - 37 B65_L14_P M6 38 B65_L19_P J5	
23 GND - 24 GND - 25 B65_L15_P N7 26 B65_L9_P K2 27 B65_L15_N N6 28 B65_L9_N J2 29 GND - 30 GND - 31 B65_L16_P P7 32 B65_L3_N V8 33 B65_L16_N P6 34 B65_L3_P U8 35 GND - 36 GND - 37 B65_L14_P M6 38 B65_L19_P J5	
25 B65_L15_P N7 26 B65_L9_P K2 27 B65_L15_N N6 28 B65_L9_N J2 29 GND - 30 GND - 31 B65_L16_P P7 32 B65_L3_N V8 33 B65_L16_N P6 34 B65_L3_P U8 35 GND - 36 GND - 37 B65_L14_P M6 38 B65_L19_P J5	
27 B65_L15_N N6 28 B65_L9_N J2 29 GND - 30 GND - 31 B65_L16_P P7 32 B65_L3_N V8 33 B65_L16_N P6 34 B65_L3_P U8 35 GND - 36 GND - 37 B65_L14_P M6 38 B65_L19_P J5	
29 GND - 30 GND - 31 B65_L16_P P7 32 B65_L3_N V8 33 B65_L16_N P6 34 B65_L3_P U8 35 GND - 36 GND - 37 B65_L14_P M6 38 B65_L19_P J5	
31 B65_L16_P P7 32 B65_L3_N V8 33 B65_L16_N P6 34 B65_L3_P U8 35 GND - 36 GND - 37 B65_L14_P M6 38 B65_L19_P J5	
33 B65_L16_N P6 34 B65_L3_P U8 35 GND - 36 GND - 37 B65_L14_P M6 38 B65_L19_P J5	
35 GND - 36 GND - 37 B65_L14_P M6 38 B65_L19_P J5	
37 B65_L14_P M6 38 B65_L19_P J5	
20 PCF 114 N	
39 B65_L14_N L5 40 B65_L19_N J4	
41 GND - 42 GND -	
43 B65_L5_N T7 44 B65_L18_P M8	
45 B65_L5_P R7 46 B65_L18_N L8	
47 GND - 48 GND -	
49 B65_L11_N K3 50 B65_L8_P J1	
51 B65_L11_P K4 52 B65_L8_N H1	
53 GND - 54 GND -	
55 B65_L10_N H3 56 B65_L24_N H8	
57 B65_L10_P H4 58 B65_L24_P H9	
59 GND - 60 GND -	
61 B66_L3_P F2 62 B65_L12_P L3	
63 B66_L3_N E2 64 B65_L12_N L2	
65 GND - 66 GND -	
67 B66_L1_P G1 68 B65_L13_N L6	
69 B66_L1_N F1 70 B65_L13_P L7	
71 GND - 72 GND -	



73	B66_L6_P	G5	74	B65_L21_P	J7
75	B66_L6_N	F5	76	B65_L21_N	H7
77	GND	-	78	GND	-
79	B66_L16_P	G8	80	B65_L23_P	К9
81	B66_L16_N	F7	82	B65_L23_N	J9
83	GND	-	84	GND	-
85	B66_L15_P	G6	86	B66_L5_N	E 3
87	B66_L15_N	F6	88	B66_L5_P	E4
89	GND	-	90	GND	-
91	B66_L4_P	G3	92	B66_L2_P	E1
93	B66_L4_N	F3	94	B66_L2_N	D1
95	GND	-	96	GND	-
97	B66_L11_P	D4	98	B66_L20_P	C6
99	B66_L11_N	C4	100	B66_L20_N	В6
101	GND	-	102	GND	-
103	B66_L12_P	C3	104	B66_L7_P	C1
105	B66_L12_N	C2	106	B66_L7_N	B1
107	GND	-	108	GND	-
109	B66_L13_N	D6	110	B66_L10_P	В4
111	B66_L13_P	D7	112	B66_L10_N	A4
113	GND	-	114	GND	-
115	B66_L8_N	A1	116	B66_L9_P	В3
117	B66_L8_P	A2	118	B66_L9_N	A3
119	GND	-	120	GND	-

J30 连接器的引脚分配

J30 管 脚	信号名称	引脚 号	J30 管脚	信号名称	引脚号
1	B66_L14_P	E 5	2	FPGA_TDI	R18
3	B66_L14_N	D5	4	FPGA_TCK	R19
5	GND	-	6	GND	-
7	B66_L22_P	C8	8	FPGA_TDO	T21



9	B66_L22_N	В8	10	FPGA_TMS	N21
11	GND	-	12	GND	-
13	B66_L19_N	A 5	14	B66_L21_N	A6
15	B66_L19_P	B5	16	B66_L21_P	A7
17	GND	-	18	GND	-
19	B66_L24_P	C9	20	B66_L17_P	F8
21	B66_L24_N	В9	22	B66_L17_N	E8
23	GND	-	24	GND	-
25	B66_L23_N	A8	26	B45_L9_P	C11
27	B66_L23_P	A9	28	B45_L9_N	B10
29	GND	-	30	GND	-
31	B45_L5_N	F10	32	B45_L10_P	B11
33	B45_L5_P	G11	34	B45_L10_N	A10
35	GND	-	36	GND	-
37	B66_L18_N	D9	38	B45_L12_P	D12
39	B66_L18_P	E9	40	B45_L12_N	C12
41	GND	-	42	GND	-
43	B45_L4_N	H12	44	B45_L11_P	A12
45	B45_L4_P	J12	46	B45_L11_N	A11
47	GND	-	48	GND	-
49	B46_L11_P	K14	50	B45_L6_N	F11
51	B46_L11_N	J14	52	B45_L6_P	F12
53	GND	-	54	GND	-
55	B46_L10_N	H13	56	B46_L6_N	E13
57	B46_L10_P	H14	58	B46_L6_P	E14
59	GND	-	60	GND	-
61	B46_L7_N	F13	62	B46_L3_N	A13
63	B46_L7_P	G 13	64	B46_L3_P	B13
65	GND	-	66	GND	-
67	B46_L9_N	G14	68	B46_L2_N	A14
69	B46_L9_P	G15	70	B46_L2_P	B14
71	GND	-	72	GND	-



73	B46_L5_N	D14	74	B46_L4_N	C13
79	B46_L5_P	D15	76	B46_L4_P	C14
77	GND	-	78	GND	-
79	B46_L1_P	B15	80	B46_L12_P	L14
81	B46_L1_N	A15	82	B46_L12_N	L13
83	GND	-	84	GND	-
85	505_CLK2_P	C21	86	505_CLK1_P	E21
87	505_CLK2_N	C22	88	505_CLK1_N	E22
89	GND	-	90	GND	-
91	505_CLK0_P	F23	92	505_CLK3_P	A21
93	505_CLK0_N	F24	94	505_CLK3_N	A22
95	GND	-	96	GND	-
97	505_TX0_P	E25	98	505_TX3_P	B23
99	505_TX0_N	E26	100	505_TX3_N	B24
101	GND	-	102	GND	-
103	505_RX0_P	F27	104	505_RX3_P	A25
105	505_RX0_N	F28	106	505_RX3_N	A26
107	GND	-	108	GND	-
109	505_TX1_P	D23	110	505_TX2_P	C25
111	505_TX1_N	D24	112	505_TX2_N	C26
113	GND	-	114	GND	-
115	505_RX1_P	D27	116	505_RX2_P	B27
117	505_RX1_N	D28	118	505_RX2_N	B28
119	GND	-	120	GND	-

J31 连接器的引脚分配

J31 管脚	信号名称	引脚号	J31 管脚	信号名称	引脚号
1	B44_L10_P	Y14	2	B44_L7_P	AA13
3	B44_L10_N	Y13	4	B44_L7_N	AB13
5	GND	-	6	GND	-
7	B44_L6_P	AC14	8	B43_L6_P	AC12
9	B44_L6_N	AC13	10	B43_L6_N	AD12



11	GND	-	12	GND	-
13	B44_L5_P	AD15	14	B43_L7_P	AD11
15	B44_L5_N	AD14	16	B43_L7_N	AD10
17	GND	-	18	GND	-
19	B44_L1_P	AE15	20	B43_L8_N	AC11
21	B44_L1_N	AE14	22	B43_L8_P	AB11
23	GND	-	24	GND	-
25	B44_L12_P	Y12	26	B44_L2_P	AG14
27	B44_L12_N	AA12	28	B44_L2_N	AH14
29	GND	-	30	GND	-
31	B44_L3_P	AG13	32	-	-
33	B44_L3_N	AH13	34	-	-
35	GND	-	36	GND	-
37	B43_L12_N	AB9	38	B43_L9_P	AA11
39	B43_L12_P	AB10	40	B43_L9_N	AA10
41	GND	-	42	GND	-
43	B43_L10_N	Y10	44	B43_L3_P	AH12
45	B43_L10_P	W10	46	B43_L3_N	AH11
47	GND	-	48	GND	-
49	B44_L11_N	W11	50	B43_L1_N	AH10
51	B44_L11_P	W12	52	B43_L1_P	AG10
53	GND	-	54	GND	-
55	B44_L9_N	W13	56	B44_L4_P	AE13
57	B44_L9_P	W14	58	B44_L4_N	AF13
59	GND	-	60	GND	-
61	B44_L8_P	AB15	62	B43_L5_P	AE12
63	B44_L8_N	AB14	64	B43_L5_N	AF12
65	GND	-	66	GND	-
67	B43_L2_N	AG11	68	B43_L4_P	AE10
69	B43_L2_P	AF11	70	B43_L4_N	AF10
71	GND	-	72	GND	-
73	VBAT_IN	-	74	B43_L11_P	Y9



75	MR	-	76	B43_L11_N	AA8
77	GND	-	78	GND	-
79	-	-	80	PS_POR_B	P16
81	-	-	82	-	-
83	GND	-	84	GND	-
86	-	-	86	-	-
87	-		88	-	-
89	GND	-	90	GND	-
91	224_CLK0_P	Y6	92	224_CLK1_P	V6
93	224_CLK0_N	Y5	94	224_CLK1_N	V5
95	GND	-	96	GND	-
97	224_TX3_N	N3	98	224_RX3_N	P1
99	224_TX3_P	N4	100	224_RX3_P	P2
101	GND	-	102	GND	
103	224_TX2_N	R3	104	224_RX2_N	T1
105	224_TX2_P	R4	106	224_RX2_P	T2
107	GND		108	GND	
109	224_TX1_N	U3	110	224_RX1_N	V1
111	224_TX1_P	U4	112	224_RX1_P	V2
113	GND	-	114	GND	-
115	224_TX0_N	W3	116	224_RX0_N	Y1
117	224_TX0_P	W4	118	224_RX0_P	Y2
119	GND	-	120	GND	-

J32 连接器的引脚分配

J32 管脚	信号名称	引脚号	J32 管脚	信 号 名称	引脚 号
1	PS_MIO35	H17	2	PS_MIO30	F16
3	PS_MIO29	G16	4	PS_MIO31	H16
5	GND	-	-	GND	-
7	-	-	8	PS_MIO58	F18
9	-	-	10	PS_MIO53	D16
11	GND	-	12	GND	-



13	PS_MODE0	P19	14	PS_MIO52	G18
15	PS_MODE1	P20	16	PS_MIO55	B16
17	GND	-	18	GND	-
19	PS_MODE2	R20	20	PS_MIO56	C16
21	PS_MODE3	T20	22	PS_MIO57	A16
23	GND	-	24	GND	-
25	PS_MIO36	K17	26	PS_MIO54	F17
27	PS_MIO37	J17	28	PS_MIO27	J15
29	GND	-	30	GND	-
31	-	-	32	PS_MIO28	K15
33	PS_MIO77	F20	34	PS_MIO59	E17
35	GND	-	36	GND	-
37	PS_MIO76	B20	38	PS_MIO60	C17
39	-	-	40	PS_MIO61	D17
41	GND	-	42	GND	-
43	PS_MIO39	H19	44	PS_MIO62	A17
45	PS_MIO38	H18	46	PS_MIO63	E18
47	GND	-	48	GND	-
49	-	-	50	PS_MIO65	A18
51	PS_MIO40	K18	52	PS_MIO66	G19
53	GND	-	54	GND	-
55	PS_MIO44	J20	56	PS_MIO67	B18
57	PS_MIO45	K20	58	PS_MIO68	C18
59	GND	-	60	GND	-
61	PS_MIO47	H21	62	PS_MIO64	E19
63	PS_MIO48	J21	64	PS_MIO69	D19
65	GND	-	66	GND	-
67	PS_MIO41	J19	68	PS_MIO74	D20
69	PS_MIO32	J16	70	PS_MIO73	G21
71	GND	-	72	GND	-
73	PS_MIO46	L20	74	PS_MIO72	G20
75	PS_MIO50	M19	76	PS_MIO71	B19
	_			_	



77	GND	-	78	GND	-
79	PS_MIO49	M18	80	PS_MIO75	A19
81	PS_MIO34	L17	82	PS_MIO70	C19
83	GND	-	84	GND	-
85	PS_MIO26	L15	86	PS_MIO43	K19
87	PS_MIO24	AB19	88	PS_MIO51	L21
89	GND	-	90	GND	-
91	PS_MIO25	AB21	92	PS_MIO42	L18
93	-	-	94	PS_MIO33	L16
95	GND	-	96	GND	-
97	-	-	98	-	-
99	VCCO_65	-	100	VCCO_66	-
101	VCCO_65	-	102	VCCO_66	-
103	VCCO_65	-	104	VCCO_66	-
105	GND	-	106	GND	-
107	+12V	-	108	+12V	-
109	+12V	-	110	+12V	-
111	+12V	-	112	+12V	-
113	+12V	-	114	+12V	-
115	+12V	-	116	+12V	-
117	+12V	-	118	+12V	-
119	+12V	-	120	+12V	-