

SiI9013 HDMI Receiver

Programmer's Reference

Document # SiI-PR-1012-A01

This document was watermarked on 27-04-2011 at 16:37:48 local time.

October 2010

Copyright Notice

Copyright © 2007-2010Silicon Image, Inc. All rights reserved. These materials contain proprietary and confidential information (including trade secrets, copyright and other interests) of Silicon Image, Inc. You may not use these materials except only for your bona fide non-commercial evaluation of your potential purchase of products and/services from Silicon Image or its affiliates, and/or only in connection with your purchase of products and/or services from Silicon Image or its affiliates, and only in accordance with the terms and conditions herein. You have no right to copy, modify, transfer, sublicense, publicly display, create derivative works of or distribute these materials, or otherwise make these materials available, in whole or in part, to any third party.

Patents

The subject matter described herein contains one or more inventions claimed in patents and / or patents pending owned by Silicon Image, Inc., including but not limited to the inventions claimed in US patents #6,914,637, #6,151,334, #6,026,124, #5,974,464 and #5,825,824.

Trademark Acknowledgment

Silicon ImageTM, VastLaneTM, SteelVineTM, PinnaClearTM, SimplayTM, Simplay HDTM, SatalinkTM, and TMDSTM are trademarks or registered trademarks of Silicon Image, Inc. in the United States and other countries. HDMI[®], the HDMI logo and High-Definition Multimedia InterfaceTM are trademarks or registered trademarks of, and are used under license from, HDMI Licensing, LLC.

Export Controlled Document

This document contains information subject to the Export Administration Regulations (EAR) and has a classification of EAR99 or is controlled for Anti-Terrorism (AT) purposes. Transfer of this information by any means to an EAR Country Group E:1 or foreign national thereof (whether in the U.S. or abroad) may require an export license or other approval from the U.S. Department of Commerce. For more information, contact the Silicon Image Director of Global Trade Compliance.

Further Information

To request other materials, documentation, and information, contact your local Silicon Image, Inc. sales office or visit the Silicon Image, Inc. web site at www.siliconimage.com.

Revision History

Revision	Date	Comment
0.90	11/06	Preliminary Release
A	05/07	Production Release
A01	10/2010	Inserted Export Control paragraph, patent information, updated entire layout to current Techpubs template.

© 2007-2010 Silicon Image. Inc.

Table of Contents

Purpose of This Document	1
Register Map	1
DDC-Accessible Registers	
Device Identification Registers	
DEVICE Register	
HDCP Registers	
HDCP BKSV Register	3
HDCP R _i Register	
HDCP AKSV Register	
HDCP AN Register	
BCAPS Register	5
BSTATUS Register	6
BSTATUS Register	7
V.H Registers	7
KSV FIFO Register	7
Sink-Accessible Registers (Device Address 0x60)	8
Sink-Accessible Registers (Device Address 0x60) ID and Initialization Registers	8
ID Registers	
D Registers	٥٥
Software Reset Register	9 10
System Status Register System Control Register #1	1U
System Control Register #1	11
TMDS Input Port Switch Registers	12
Port Switch Register	12
Port Switch Register	13
HDCP Shadow RKSV Register (Equivalent to 0v7/10v00, 0v0/1)	13
HDCP Shadow AKSV Register (Equivalent to 0x74:0x08–0x09) HDCP Shadow AKSV Register (Equivalent to 0x74:0x10–0x14)	13
HDCP Shadow AKSV Register (Equivalent to 0x74:0x10–0x14)	13
HDCP Shadow AN Register (Equivalent to 0x74:0x18–0x1F)	14
HDCP BCAPS Set Register (Equivalent to 0x74:0x40)	14
HDCP BSTATUS_SET Register (Equivalent to 0x74:0x41–0x42)	15
HDCP Debug Register	15
HDCP Debug Register	16
HDCP KSV/SHA Start Register	16
HDCP SHA Length RegisterHDCP SHA Control Register	16
HDCP SHA Control Register	17
HDCP Repeater KSV FIFO Register	17
Video Input Registers	18
Video H Resolution Register	18
Video V Refresh Register	
Video DE Pixels Register	
Video DE Line Register	
Video VSYNC to Active Video Lines Register	
Video Vertical Front Porch Register	
Video Status Register	
Video Horizontal Front Porch Register	
Video HSYNC Active Width Register	
Video Pixel Clock Timing Register	
Video Processing Register Set	
Video Mode #1 Register	
Video Mode #2 Register	21

Video Output Composite Sync Generator	22
Video Control Register	22
Video Field 2 Back Porch Mode Register	
Video Digital Blank Value Register	23
Video Channel Mapper Register	23
Auto Video Configuration Registers	24
Auto Output Format Register	24
Interrupt Registers	25
Interrupt State Register	
Interrupt Unmask Registers	
Interrupt Control Register	
Avoiding Stuck Interrupts	
Using Auto Software Reset	26
Interrupt Status #1 Register.	27
Interrupt Status #2 Register	27
Interrupt Status #3 Register	28
Interrupt Status #4 Register	29
Interrupt Packet Control Register	30
Interrupt Status #5 Register	31
Interrupt Status #6 Register	31
Audio Input Configuration and Control Registers	32
TMDS Equalization Control Register	32
HDCP Kev Registers	33
HDCP Key Status Register	33
HDCP Key Command Register	33
Auto Audio and Video Control	34
Auto Control Register	3/1
ECC Control Registers	
ECC Control Register	
ECC T4 Uses metal Threshold Register	
ECC T4 Uncorrected Threshold Register	
HDCP Repeater Registers	
HDCP Repeater Registers	37
Downstream BSTATUS Registers	37
Downstream MU Registers	37
Downstream BSTATUS Registers Downstream M0 Registers Downstream VH Register	38
Sink-Accessible Registers (Device Address 0x68)	39
Audio Clock Recovery (ACR) Registers	39
ACR Control Register #1	
ACR Audio Frequency Register	
ACR N Value Registers	
ACR CTS Value Registers	
ACR UPLL Value Registers	
ACR POST Value Registers	
ACR PLL Lock Value Registers	
ACR Control #3 Register	
ACR Configuration Registers	
<u></u>	

Silicon Image, Inc.

Audio Output Formatting Registers	45
Audio Output I ² S Control Register #1	45
Audio Output I ² S Control Register #2	
Audio Output I ² S Map Register	46
Audio Output Control Register	
Audio Input Channel Status #1 Register	
Audio Input S/PDIF Channel Status #2 Register	
Audio Input S/PDIF Channel Status #3 Register	
Audio Swap and Overwrite Register	
Audio CHST5 Overwrite Register	
Audio Input S/PDIF Channel Status #4 Register	
Audio Output Channel Mute Register	
HDMI Control and Status Registers	
HDMI Status Register	52
HDMI FIFO Read/Write Pointer Difference Register	32
System Power Down Registers	53
Power Down Total Register	53
System Power Down #2 Register	53
System Power Down Register	54
Packet Registers	55
AVI InfoFrame Registers	56
SPD InfoFrame Registers Audio InfoFrame Registers	57
Audio InfoFrame Registers	58
MPEG InfoFrame Registers	59
Audio Control Packet Registers	60
Unrecognized Packet RegistersGeneral Control Packet Register	61
Packet Type Decode Registers	02
Appendix: Differences between SiI9013 and SiI9031	63
References	
Standards Documents	
Silicon Image Documents	64
List of Figures	
Figure 1. Interrupt Pin Control.	26
Figure 2. AEC Enable Control	36
List of Tables	
Table 1. Register Address Groups	1
Table 2. Control of Local I ² C Address with CI2CA Pin	1
Table 3. Usage and Conventions	
Table 4. Allowed Auto Output Format Register	24
Table 5: UPLL and POST Relationships to ACR	
Table 6. Differences Between SiI9013 and SiI9031	
Table 7. Referenced Documents	
Table 8. Standards Groups Contact Information	
Table 9. Silicon Image Documents	64





Purpose of This Document

This Programmer's Reference provides internal information on the SiI9013 HDMI receiver so that system designers and programmers can implement the firmware and software necessary to control all of the device's features in a system environment.

Detailed application information on how to use the registers and features of the SiI9013 HDMI receiver is available in the *SiI*9011/9021/9031 HDMI PanelLink Receivers Application Note (SiI-AN-0118).

Register Map

Registers not specifically listed in the following sections are reserved for Silicon Image use and should not be written. Values read from such addresses are not guaranteed. Register bits marked as RESERVED or RSVD should be written as zeros and are read as zeros unless otherwise noted.

The registers are described in groups according to their function. The registers are accessible through one of two I²C ports on the SiI9013 HDMI receiver: a DDC bus connected to the Source and the local I²C controller bus within the Sink (see Table 1).

Table 1. Register Address Groups

1. Kegister A	aaress Grou	ıps				
Address	Group	I ² C	I ² C Por	rt Access	Purpose	Page
Range	Name	Device	DDC	Local		
0x00-0xFF	HDCP	0x74	X		HDCP operation	3
				>		7
0x00-0x09	ID	0x60	16	X	Device ID and Initialization	8
0x1A-0x39	HDCP	0x60		X	HDCP Status	13
0x3A-0x6F	Video	0x60		X	Video Detection and Programming	18
0x70-0x7F	Interrupt	0x60	6	X	Interrupt Processing	25
0x80-0x87	TMDS	0x60		X	TMDS equalization and control	32
0x88-0x94	Audio In	0x60		X	Audio Clock Recovery Configuration	34
0xB5-0xBA	AEC	0x60		X	Auto Exception Control	33
0xBB-0xCE	ECC	0x60		X	ECC Processing	35
0xD4-0xF2	HDCP	0x60	7	X	HDCP Repeater Support	37
			V			
0x00-0x25	ACR	0x68		X	Audio Clock Generation	39
0x26-0x39	Audio Out	0x68	7	X	Audio Output Formatting	45
0x3C-0x3F	Power	0x68		X	Power Down Control	53
0x40-0xFF	Packets	0x68		X	Packet Contents and Control	55

The first section in this document defines the registers accessible only from the Source across the DDC bus. The second section defines the registers accessible only from the local I^2C bus in the Sink.

Note: The HDMI receiver is accessed through a pair of local I²C device addresses according to the state of the CI2CA pin (see Table 2).

Table 2. Control of Local I²C Address with CI2CA Pin

_	CI2CA = LOW	CI2CA = HIGH
First Device Addr	0x60	0x62
Second Device Addr	0x68	0x6A

This document refers to registers using the device addresses 0x60 and 0x68. All such references are equivalent to using the device addresses 0x62 and 0x6A.

Unless otherwise noted, statements in this document apply to the SiI9013 HDMI receiver used in either an HDMI Sink or HDMI Repeater configuration.

Register addresses that are not described in this document should not be written using I^2C . Modifications to undocumented registers may cause unintended errors in the chip function.

Usages and Conventions

Table 3 provides information on the conventions used in this document.

Table 3. Usage and Conventions

Convention	Usage
Bit N	Bits are numbered in little-endian format. The LSB of a byte or word is referred to as bit 0.
0xNN	Hex representation of base-16 numbers are represented using C language notation, preceded by 0x.
0bNN	Binary (base-2) numbers are represented using C language notation, preceded by 0b.
NN	Decimal (base-10) numbers are represented using no additional prefixes or suffixes.
	Reserved register bits are shaded in the register description.
RSVD0	A bit in a register that is reserved and read-only, and returns a zero value.
RSVD1	A bit in a register that is reserved and read-only, and returns a one value.
RSVDRW	A bit in a register that is reserved and read-write, returning the value written to it.
RSVDRW0	A bit in a register that is reserved and read-write, and should always be written to zero.
RSVDRW1	A bit in a register that is reserved and read-write, and should always be written to one.
X	A register bit defaulting to X has no defined state after hardware reset.

DDC-Accessible Registers

The Source (for example, a DVD player or a set-top box) is the only controller that accesses the DDC-accessible registers; these registers are defined in the HDCP Specification. No firmware in the Sink is used to interact with these registers. For Sink-side control, see the descriptions beginning on page 8.

A Source can read all of the registers on the DDC bus at device address 0x74 if power is applied to the pins of the HDMI receiver. The following do not affect the ability to read registers on DDC (although some register values may be affected):

- State of the PD# bit or other power control bits (described on page 11 and 53)
- State of the RX_EN bit (TMDS Port Enable, described on page 12)
- State of the reset bits (described on page 9)

All registers can be read locally by the Sink's firmware whether PD#=0 or PD#=1. The values of other registers are not affected by assertion of PD# or the other power down bits (see page 53).

Device Identification Registers

DEVICE Register

Dev	Addr	ľ	Name	7	6	5	4	3	2	1	0
0x74	0xFB	DI	EVICE	DEV_ID DEV_RI				DEV_RE	V		
Bit	Label		R/W		Description						Default
7:3	DEV_II)	R		Device ID.				0b00110		
2:0	DEV_RE	. V	R			Devic	e Revision				0b000

HDCP Registers

HDCP BKSV Register

Dev	Addr	Nan	me	7	6	5	4	3	2	1	0
0x74	0x00	BKS	SV1		BKSV1						
0x74	0x01	BKS	SV2		BKSV2						
0x74	0x02	BKS	V3				BK	SV3			
0x74	0x03	BKS	SV4	- 1	BKSV4						
0x74	0x04	BKS	SV5				BK	SV5			
Bit	Label		R/W			D	escription				Default
39:0	BKSV		R	HDCP-capable receiver's Key Selection Vector (KSV).							
				~ .	Note: An HDCP reset causes the HDCP keys to load every time SCDT ransitions from 0 to 1. Refer to register 0x60:0x05 on page 9.						

The BKSV register can also be read from the Sink-side in a BKSV Shadow register (see page 13).

Note: HDCP initialization requires an active video stream into the SiI9013 HDMI receiver. The Source must not read the HDCP BKSV value until it has been transmitting stable video to the HDMI receiver for a time period of at least T_{BKSVINIT} .

HDCP R_i Register

The R_i value is updated every 128 frames when HDCP decryption is enabled and running. It is recommended that the Source protect itself against errors in DDC/I²C transmission by re-reading this register. The value in the R_i register is always available. The initial value, R_0 ', is to be available a maximum of 100 ms after the last byte of the Source's AKSV is written into the SiI9013 HDMI receiver (the actual calculation time depends on the frequency of the incoming TMDS clock). Subsequent values of R_i ' are available a maximum of 128 pixel clocks after the HDMI receiver detects the assertion of the decoded CTL3 signal (as defined by HDCP). Refer to the HDCP Specification for more details.

Dev	Addr	Na	ame	7 6 5 4 3 2 1						0	
0x74	0x08	F	RI1		RI1						
0x74	0x09	F	RI2		RI2						
Bit	Lab	oel	R/W		Description						
15:0	R	I	R	firmware	R_i Register. The value of this register is read and compared in the irmware with the value of the R_i register from the HDCP-capable ransmitter.						0x0000

The R_i register can also be read from the Sink in an R_i Shadow register (see page 13).

HDCPAKSV Register

									$\overline{}$		
Dev	Addr	Na	ame	7	6	5	4	3	2	1	0
0x74	0x10	AK	SV1		AKSV1						
0x74	0x11	AK	SV2			_	AK	SV2			
0x74	0x12	AK	SV3		AKSV3						
0x74	0x13	AK	SV4				AK	SV4			
0x74	0x14	AK	SV5				AK	SV5			
Bit	Lat	oel	R/W	Description							Default
39:0	AKS	SV	W	HDCP-ca	pable transı	mitter's Ke	y Selection	Vector (KS	SV).		

Byte AKSV1 is written first. Byte AKSV5 must be written last because it triggers the authentication logic in the SiI9013 HDMI receiver. The AKSV register can also be read from the Sink in an AKSV Shadow register (see page 13).

HDCPAN Register

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x74	0x18	AN1		AN1						
0x74	0x19	AN2		AN2						
0x74	0x1A	AN3				Al	N3			
0x74	0x1B	AN4		, (<i>(</i>)		Al	N4			
0x74	0x1C	AN5				Al	N5			
0x74	0x1D	AN6				Al	N6			
0x74	0x1E	AN7				Al	N7			
0x74	0x1F	AN8				Al	N8			
Bit	Lab	oel R	/W	Description						Default
63:0	Al	N '		P 64-Bit Pseu on before the A			•		be	

The AN register can also be read from the Sink in an AN Shadow register (see page 14).

BCAPS Register

Dev	Addr	Na	me	7	6	5	4	3	2	1	0
0x74	0x40	BC	APS	HDMI_C	RPTR	FIFORDY	FAST		RSV	/D0	
Bit	La	bel	R/W			Des	scription				Default
7	HDN	MI_C	R	HDMI capa	bility. Al	ways reads 1	as HDMI-	capable de	vice.		1
				0 = Device	supports !	DVI 1.0 but n	ot HDMI				
				1 = Device	supports	HDMI					
						or diagnostic				rr (2: 1	
						ce to determine pecification for					
				in the EDII		pecification is	or vendor	-specific L	ata Diock (V SDB)	
					Note: This bit can be written to 0 after a hardware reset using the SCAPS_SET register (see page 14). Because this bit defaults to 1, it may						
					CAPS_SET register (see page 14). Because this bit defaults to 1, it may e read as 1 across the DDC channel until explicitly written by the Sink's						
					read as 1 across the DDC channel until explicitly written by the Sink's mware.						
6	RP	TR	R		e read as 1 across the DDC channel until explicitly written by the Sink's rmware. epeater status:						
O	I	110	10	•		t (HDMI rece	iver)				0
					epeater status: = HDCP End Point (HDMI receiver) = Device is a repeater						
						written using	the BCA	PS_SET re	gister (desc	ribed	
						ocal I ² C bus. V					
					OMI recei	ver can handl	e a list of ı	up to 12 att	ached HDC	P	
5	EIEC	RDY	R	devices. KSV FIFO	/- 3			- 		1	
3	FIFC	KDI	K	0 = FIFO n			(1			0
				1 = FIFO re			0	– () `		U
		•				when the KSV	FIFO is 1	ready as pa	rt of the HD	OCP	
				standard reg	gister set.	This function	is needed	for HDCP	repeaters s	o that	
						nen to begin r	eading the	KSV list.	Refer to the	HDCP	
4	17.4	CT	R	Specification		n obilityu	1	7			0
4	FA	ST	K	I ² C transfer		to 100-kbps	enood				U
					_	_	speed				
				1 = Supports 400-kbps speed Note: This bit must always be 0. The HDMI Specification requires the							
						100-kHz spee					

The BCAPS register can also be read from the Sink in a BCAPS_SET register (0x60:0x2E) (see page 14).

Dev	Addr	ľ	Name	7	6	5	4	3	2	1	0
0x74	0x41	BST	TATUS1	DEV_ EXC			D	EV_COUN	ΙΤ		
0x74	0x42	BST	TATUS2		RSVD0		HDMI_ MODE	CAS_ EXC	D	EV_DEP	TH
Bit	Lab	oel	R/W		Description						
7	DEV_	EXC	R	Device co	Device count exceeded.						
6:0	DEV_C	OUNT	R	Device co	ount.						00000000
4	HDMI_I	MODE	R	0 = Devic	HDMI mode (set or cleared by writing to local bus): 0 = Device is in DVI mode 1 = Device is in HDMI mode						
3	CAS_	EXC	R	Cascade depth exceeded. 0							0
2:0	DEV_D	EPTH	R	Cascade depth. 0b000							0b000

The values for DEV_EXC, DEV_COUNT, CAS_EXC, and DEV_DEPTH are set by writing into the BSTATUS_SET registers from the local I²C bus. The bits DEV_EXC and CAS_EXC indicate to the Source that the HDMI receiver has too many devices attached in the HDCP repeater tree. Refer to the HDCP Specification.

HDCP Repeater Registers

The SiI9013 HDMI receiver supports the HDCP repeater function. Registers are provided to store the downstream KSV values from any attached repeater tree (up to 12 devices).

V.H Registers

Dev	Addr	Name	7	6	5	4	3	2	1	0	
0x74	0x20	V.H0.0				V.HC	[7:0]				
0x74	0x21	V.H0.1				V.H0	[15:8]				
0x74	0x22	V.H0.2				V.H0[23:16]				
0x74	0x23	V.H0.3				V.H0[31:24]				
0x74	0x24	V.H1.0				V.H1	[7:0]				
0x74	0x25	V.H1.1				V.H1	[15:8]				
0x74	0x26	V.H1.2			26	V.H1[23:16]				
0x74	0x27	V.H1.3				V.H1[31:24]				
0x74	0x28	V.H2.0				V.H2	[7:0]				
0x74	0x29	V.H2.1		0,0		V.H2	[15:8]				
0x74	0x2A	V.H2.2		7	1,1	V.H[2	23:16]				
0x74	0x2B	V.H2.3			X	V.H2[31:24]				
0x74	0x2C	V.H3.0				V.H3	[7:0]		7		
0x74	0x2D	V.H3.1				V.H3	[15:8]				
0x74	0x2E	V.H3.2		(/)		V.H3[23:16]				
0x74	0x2F	V.H3.3				V.H3[31:24]				
0x74	0x30	V.H4.0	18	<u> </u>		V.H4	[7:0]				
0x74	0x31	V.H4.1	\times			V.H4	[15:8]				
0x74	0x32	V.H4.2		X		V.H4[23:16]				
0x74	0x33	V.H4.3				V.H4[31:24]				
Bit	Label	R/W			Des	cription			I	Default	
31:0	V_H0	R	HDCP Repeater V.H0 (stored LSB in first byte). 0x00000000								
31:0	V_H1	R	HDCP Repeater V.H0 (stored LSB in first byte). 0x00000000 HDCP Repeater V.H1 (stored LSB in first byte). 0x00000000								
31:0	V_H2	R	HDCP Repeater V.H2 (stored LSB in first byte). 0x00000000								
31:0	V_H3	R	HDCP Repeater V.H2 (stored LSB in first byte). 0x00000000 HDCP Repeater V.H3 (stored LSB in first byte). 0x00000000								
31:0	V_H4	R	HDCP Re	epeater V.H	4 (stored L	SB in first b	yte).		0x0	0000000	

V_H0 to V_H4 are parts of the SHA-1 hash value used in the second part of the authentication protocol for HDCP repeaters. The HDMI receiver calculates this value in its hardware, which simplifies the firmware in the repeater.

KSV FIFO Register

Dev	Addr	Name	7	6	5	4	3	2	1	0	
0x74	0x43	KSV_FIFO				KSV_	_FIFO				
Bit	Label	R/W		Description							
7:0	KSV_FIFO	R	the entire to the beg	address rep KSV list fr inning of th 74:0x1F) is	om the SiI9 nis FIFO is	0013 HDMI reset to 0 by	receiver. T	FOP to retrice The FIFO po When the last condition o	inter st byte	0x00	

Sink-Accessible Registers (Device Address 0x60)

The state of the CI2CA pin selects between device address 0x60 and 0x62 for these registers (refer to page 1).

ID and Initialization Registers

ID Registers

Dev	Addr	N	Name	7	6	5	4	3	2	1	0
0x60	0x00	VN	D_IDL	Vendor ID Low Byte Vendor ID High Byte Device ID Low Byte Device ID High Byte Device Revision Byte Description Default Provides a unique vendor identification through I ² C. 0x0001							
0x60	0x01	VN.	D_IDH		Device ID Low Byte						
0x60	0x02	DE	V_IDL	Device ID Low Byte Device ID High Byte							
0x60	0x03	DE	V_IDH	• •							
0x60	0x04	DE	V_REV								
Bit	Label		R/W			Des	scription				Default
15:0	VND_ID		R	-							0x0001
15:0	DEV_ID		R	Provides a unique device-type identification through I ² C. 0x9A 0xB3						0x9A 0xB3	
7:0	DEV_REV	,	R	Allows a distinction between revisions of the same device. 0x00						0x00	

Software Reset Register

Dev	Addr	Name	7		6	5	4	3	2	1	0	
0x60	0x05	SRST	HDCPR _AUT		ACRRST_ AUTO	AACRST	SWRST_ AUTO	HDCPRST	ACRRST	FIFORST	SW RST	
Bit	I	Label	R/W				Descripti	on			Default	
7	HDCPF	RST_AUTO	R/W	0 = 1 = An	Auto HDCP	CP reset (see reset whene resets the ci	ver SCDT (0 pher engine	nmended settin x60:0x06[0]) and reloads th	is set to 0	s every	0	
5		ST_AUTO	R/W	0 = 1 = AC: outj	Auto ACR re R reset stops	R reset (see beset whenever the MCLK of	oit 2) (recommer SCDT (0xcoutput. Clear	eset: nended setting 60:0x06[0]) is this bit to rest	set to 0	K G	0	
3	AF	ACK51	K/W	0 =	Normal oper Manual AAC	ation (recon	mended setti	ing)			U	
4	SWRS	ST_AUTO	R/W	Auto software reset: 0 = Manual software reset (see bit 0) 1 = Auto software reset whenever SCDT (0x60:0x06[0]) is set to 0 An auto software reset stops Auto Audio and reduces the response time to an SCDT event. Silicon Image recommends using SWRST_AUTO instead of SWRST [0]. HDCP reset:								
3	HD	CPRST	R/W								0	
2	AC	CRRST	R/W	0x60:0x1E) is not 20 1s when SCDT is 1. Audio Clock Regeneration (ACR) reset: 0 = Normal operation 1 = Reset ACR clock divider circuits An ACR reset resets the Audio Clock Recovery system. Set this bit to 1 only when the Fs rate is changed. ACR reset stops the MCLK output. Clear this bit to restart the MCLK output.							0	
1	FII	FORST	R/W	0 = Normal operation 1 = Reset audio FIFO Note: An audio FIFO reset clears the FIFO. You must perform an audio FIFO reset after the audio PLL is locked.							0	
0	SV	WRST	R/W	Software reset: 0 = Normal operation 1 = Reset all sections, including audio FIFO, but not the HDCP, AAC, or ACR registers to which you can write A software reset immediately resets all sections. The Video Input Registers are <i>not</i> updated until the next VSYNC is detected. Silicon Image recommends using SWRST_AUTO [4] instead of SWRST.							0	

When the auto reset bits are enabled, the HDMI receiver can reset its internal states as soon as there is no active TMDS arriving at the inputs. SCDT switches to LOW when the DE signal stops. Auto reset is faster than using the firmware to

detect the SCDT=LOW condition and it performs the reset with a register write across I^2C . Individual bits apply to HDCP, ACR, and software reset.

System Status Register

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0x06	STATE		RS	VD0		PWR5V	VSYNC	CKDT	SCDT
Bit	Label	R/W]	Description	n			Default
3	PWR5V	R	State of th	State of the HDMI port's 5V power detect pin.						
2	VSYNC	R	Current st	Current state of the VSYNC signal, as decoded from the TMDS stream.						
1	CKDT	R	Clock det	Clock detect:						
			0 = No clo	ock						
			1 = Activo	e decoded	pixel clock					
0	SCDT	R	SYNC detect:							0
			0 = No DE 1 - Active decoded DF signal						7	

System Control Register #1

0x60 Bit		Name	7	6	5	4	3	2	1	0
Bit	0x08	SYS_CTR	RL1 OCL	KDIV	IC	LK	PIXS	BSEL	OCKINV	PD#
	Label	R/W			D	escriptio	n			Default
7:6	OCLKDIV	R/W	Output pixel c 0b00 = No div 0b01 = Divide 0b10 = RSVD	vider; OCL by 2; OC	K is 1x fr LK is one	-half the	frequency of	incoming clo		0b00
5:4	ICLK	R/W	Input pixel clo 0b00 = 1x cloo 0b01 = 2x cloo 0b10 = RSVD 0b11 = 4x cloo Write this field replication fiel	ock replica ck (no replick (pixel dick (pixel dick dick))	tion: ication) ata sent tv ata sent fo	vice) our times)				0b00
3	PIXS	R/W	Pixel bus selection below).		etween 12	2-, 24-, ar	nd 48-bit outp	put mode (see	e BSEL	0
2	BSEL	R/W	Video bus mo output bus wideo bus mo output bus wideo bus mo output bus wideo bus mo output bus wideo bus mo output bu	lth:	BSEL X 1 0	B 4	Sus Width 8-bit mode 4-bit mode 2-bit mode	o determine	the	1
1	OCKINV	R/W	Output clock i $0 = \text{Normal ou}$ $1 = \text{Invert the}$	tput clock						0
0	PD#	R/W	Power-down r 0 = Power downindependently 1 = Normal or Note: PD# cha	node: wn everyth : PD_OSC peration	ing excep	t the func LL, PD_F	tional blocks PCLK, PD_M	that are con	trolled	0

TMDS Input Port Switch Registers

Port Switch Register

Dev	Addr	1	Name	7	6	5	4	3	2	1	0	
0x60	0x09	SY	YS_SW	DDCDLY_EN	RSV	DR0	DDC_EN		RSVDRO)	RX_EN	
Bit	Label		R/W			Desc	ription				Default	
7	DDCDLY_	EN	R/W	DDC delay enable	e:						0	
				0 = Disable delay	0 = Disable delay on SDA line 1 = Enable 300ns delay on SDA input line							
				1 = Enable 300ns	1							
					Note: Enabling this bit creates a 300ns delay for the falling edge of the DDC							
				_	Note: Enabling this bit creates a 300ns delay for the falling edge of the DDC SDA signal to avoid an erroneous I ² C START condition. The start condition must have a setup time of 600 ns and the native circuitry must have a delay							
				smaller that 600n must remain set to				mai oper	ation, thi	S DIL		
4	DDC_EN	J	R/W	DDC enable:	o chisare i	Сеопри	unice.			-c	0	
_	DDC_E	`	10/ 11	0 = Disable DDC								
				1 = Enable DDC		ノ) 🔪			•			
0	RX_EN	-	R/W	TMDS port enable:							0	
	ICA_LIV		10/11	0 = Disable TMDS port								
				1 = Enable TMDS port								

The SiI9013 HDMI receiver enables its HDMI input port using the bits in the SYS_SW register.

Disabling the DDC port causes the DSDA pin to be tri-stated and the DSCL pin to be disconnected from the signal. If an I^2C transaction is ongoing, the HDMI receiver does not respond after the DDC port has been disabled. If the Source starts a new I^2C transaction, the SiI9013 HDMI receiver sends no ACK signal. The Source sees no attached device on the I^2C bus. Also, enabling a DDC port may cause the HDMI receiver to respond immediately to a Source attached at that port. The Source firmware is responsible for terminating any I^2C transaction immediately upon recognizing that the attached SiI9013 HDMI receiver is disabled. This is consistent with designing a Source to handle power-off of the attached Sink at any time and graceful handling of a subsequent power on.

HDCP Registers

HDCP Shadow BKSV Register (Equivalent to 0x74:0x00-0x04)

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0x1A	HDCP_BKSV1			Video Rece	eiver Key Sel	ection Ve	ector (KSV)	١	
0x60	0x1B	HDCP_BKSV2			Video Rece	eiver Key Sel	ection Ve	ector (KSV)	١	
0x60	0x1C	HDCP_BKSV3			Video Rece	eiver Key Sel	ection Ve	ector (KSV)	ı	
0x60	0x1D	HDCP_BKSV4		Video Receiver Key Selection Vector (KSV)						
0x60	0x1E	HDCP_BKSV5		Video Receiver Key Selection Vector (KSV)						
Bit	Label	R/W		Description						Default
39:0	HDCP_BKS	SV R	HDMI re	ceiver's KS	SV.					0
			This value must always be available for reading, except for a time						;	
			period of at least $T_{BKSVINIT}$ after RESET#. It can be used to determine if the HDMI receiver is HDCP capable.							

HDCP Shadow Ri Register (Equivalent to 0x74:0x08-0x09)

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0x1F	HDCP_RI1			Link	Verification	n Response	e (Ri)		
0x60	0x20	HDCP_RI2		Link Verification Response (Ri)						
Bit	Label	R/W		Description						
15:0	HDCP_RI	R	Updated of AKSV is	received. S	sponse. rames. R ₀ ' i ubsequent l owing the a	R _i ' values a	re available			0

The Sink's firmware may monitor the Shadow Ri register to determine whether the SiI9013 HDMI receiver is actively decrypting data. The R_i ' value changes every 128 frames during active decryption (the R_i counter increments for frames that are not muted). However, the R_i ' also changes if the Source repeatedly attempts an HDCP authentication, in which case the Shadow AN register also changes value. Shadow AN does not change value during normal decryption.

HDCP Shadow AKSV Register (Equivalent to 0x74:0x10-0x14)

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0x21	HDCP_AKSV1	01.	V	ideo Transı	mitter Key	Selection V	ector (KSV	V)	
0x60	0x22	HDCP_AKSV2		V	ideo Transı	mitter Key	Selection V	ector (KSV	V)	
0x60	0x23	HDCP_AKSV3	Video Transmitter Key Selection Vector (KSV)							
0x60	0x24	HDCP_AKSV4								
0x60	0x25	HDCP_AKSV5		V	ideo Transı	mitter Key	Selection V	ector (KSV	V)	
Bit	Label	R/W	Description							Default
39:0	HDCP_AKS	SV R	HDMI transmitter's KSV.							0

HDCP Shadow AN Register (Equivalent to 0x74:0x18-0x1F)

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0x26	HDCP_AN1			Sess	ion Randor	n Number	(An)		
0x60	0x27	HDCP_AN2			Sess	ion Randor	n Number	(An)		
0x60	0x28	HDCP_AN3			Sess	ion Randor	n Number	(An)		
0x60	0x29	HDCP_AN4	Session Random Number (An) Session Random Number (An) Session Random Number (An)							
0x60	0x2A	HDCP_AN5	Session Random Number (An)							
0x60	0x2B	HDCP_AN6			Sess	ion Randor	n Number	(An)		
0x60	0x2C	HDCP_AN7			Sess	ion Randor	n Number	(An)		
0x60	0x2D	HDCP_AN8								
Bit	Label	R/W	Description Default							
63:0	HDCP_AN	N R								

HDCP BCAPS Set Register (Equivalent to 0x74:0x40)

Dev	Addr		Name								
0x60	0x2E	BC	APS_SET	HDMI_CAPABLE	REPEATER	FIFORDY	FAST		RSVD	RW0	
Bit	Label		R/W		Desc	cription				Def	fault
7	HDMI_CAPA	BLE	R/W	HDMI capability: 0 = Device is not HI 1 = Device is HDMI	_	2			7		1
6	REPEATE	R	R/W	Video repeater capal 0 = Device is a simp 1 = Device is a repea This bit can be set of the firmware support HDCP repeaters. Note: Set this bit to Set this bit to 1 after after a software reset	le display ater r cleared so that ts only an HDCl l before the DD a hardware rese	P Sink or who C bus is enab	ere the firm	ware su	pports	0	
5	FIFO_RDY	Y	R/W	Set in an HDCP-cap hardware when last of This bit should be se HDMI receiver.		0					
4	FAST		R/W	I ² C fast support: 0 = Device supports up to 100-kbps I ² C transfers 1 = Device supports up to 400-kbps I ² C transfers Note: This bit must always be 0. The HDMI Specification requires the DDC bus be used at 100-kHz speed or less (standard mode I ² C).							

Note: Only write to the BCAPS_SET register when the DDC bus is disabled to prevent an attached Source from reading the H SiI9013 DMI receiver's default BCAPS value (described on page 5), before it is initialized by the firmware. Control the DDC port with SYS_SW (described on page 12).

HDCP BSTATUS_SET Register (Equivalent to 0x74:0x41-0x42)

These registers set the fields for the HDCP Repeater tree and are read by the Source in the BSTATUS register on the DDC bus (see page 5).

Dev	Addr	N	lame	7	6	5	4	3	2	1	0
0x60	0x2F	SHD_	BSTAT1	DEV_EXCEED			DEVIC	E_CNT			
0x60	0x30	SHD_	BSTAT2	RSV	DRW0		HDMI_ MODE	CASC_ EXCEED		DEPTH	
Bit	Label	l	R/W	F						Default	
7	DEV_EXC	CEED	R/W	Maximum number of HDCP devices allowed in the tree exceed. The HDMI receiver supports up to 12 devices in the KSV LIST						0	
6:0	DEVICE_	CNT	R/W	Total number of H	DCP device	es attached	in the repeater	r tree.	0	b00 000	0
4	HDMI_M	ODE	R	0 = DVI mode 1 = HDMI mode		7,				0	
3	CASC_EX	CEED	R/W	Maximum number of cascade levels allowed in device tree exceeded.						0	
2:0	DEPTI	Н	R/W	Number of levels of HDCP devices cascaded to this repeater device.						0	

HDCP Debug Register

Dev	Addr	N	Vame	7	6	5	4	3	2	1	0	
0x60	0x31	HDC	PDEBUG	STOPHDCP				RSVD0				
Bit	Label		R/W			Descr	iption				Default	
7	STOPHE	OCP •	R/W	Notify the Sour		0						
				0 = Normal ope	0 = Normal operation, decrypt when enabled by authentication							
			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	•	= Clear the R_i' value in the HDMI receiver so that the Source retries							
		7		authentication.								
	_	/ (This bit is cleared								
				Note: When err								
				the R _i ' value to mismatch the R _i value in the HDMI transmitter. The HDMI receiver indicates in the Link Integrity Check that HDCP decryption has								
				stopped. This bi	it is cleared	by nardwa	ire when th	ie AKSV is	written to t	tne		
				DDC register.								

HDCP Status Register

The HDCP_STAT register is used by the Sink's firmware to determine the status of HDCP.

Dev	Addr	N	lame	7	6	5	4	3	2	1	0
0x60	0x32	HDC	P_STAT	RSV	VD0	DECRYPT	AUTHE N		RSV	VD0	
Bit	Label	l	R/W			Description	on			I	Default
5	DECRY	РТ	R	0 = HDCP d 1 = HDCP d This bit is se by checking been disable	ecryption is in ecryption is ac t only when d for both an ac	ctive ecryption is acti tive VSYNC an al Control pack	ve. It is upd	ated once	per frame	nas	0
4	AUTHE	EN	R	Used by the Sink's firmware to determine HDCP authentication status: $0 = HDCP \ authentication \ not \ attempted$ $1 = HDCP \ authentication \ attempted$ If authentication is attempted, this bit is set (even if authentication did not complete). This bit is set after R_0 ' calculation is complete, but this does not indicate if R_0 ' equals R_0 in the Source. Only the Source knows that result.							

HDCP KSV/SHA Start Register

Dev	Addr	Na	me	7	6	5	4	3	2	1	0
0x60	0x33	KSVSF	IA_ST1	KSVSHA_START[7:0]							
0x60	0x34	KSVSF	IA_ST2	RSVDRW0 KSVSHA_					_START[9:8]		
Bit	Labo	el	R/W	Description						Default	
9:0	KSVSHA_	START	R/W	KSV FIFO / SHA start address.				0x0000			

Note: Register 0x33 must be written before register 0x34. The values for these two bytes are not latched into the HDMI receiver until the end of the I2C WRITE command for address 0x34. Also, an active RxCLK (TMDS link pixel clock) is required when writing these two registers. An active RxCLK can be checked by reading the CKDT bit in the STATE register (0x60:0x06[1]).

HDCP SHA Length Register

Dev	Addr	N	lame	7	6	5	4	3	2	1	0
0x60	0x35	SHA	A_LEN1	7			SHA_LEN	NGTH[7:0]			
0x60	0x36	SHA	A_LEN2			RSVI		SHA_LENGTH[9:8]			
Bit	Label	l	R/W				Def	ault			
9:0	SHA_LEN	IGTH	R/W	with HDC		to process, the KSV FIF es).				0x0	000

HDCP SHA Control Register

Dev	Addr	N	lame	7	6	5	4	3	2	1	0	
0x60	0x37	SHA	_CTRL		R	SVDRW	0		SHA_MODE	RSVD0	SHA_GO	
Bit	Label	l	R/W				De	escription	n		Default	
2	SHA_MC	DDE	R/W	SHA mo	0							
				internal 1 = Dov DS_M0	0 = Upstream use. KSV_FIFO, SHD_BSTAT (0x60:0x2F-0x30), and an internal value of M0 is used for calculation. 1 = Downstream use. KSV_FIFO, DS_BSTAT (0x60:0xD5-0xD6), and DS_M0 (0x60:0xD7-0xDE) is used for calculation; the results are shown in DS_VH (0x60:0xDF-0xF2).							
0	SHA_G	ΘO	R/W	Allow S 1 = Initi poll this is done.	0							
				slowest speed (25 MHz), the time is approximately 15 μs.								

HDCP Repeater KSV FIFO Register

Dev	Addr	N	Name	7	6	5	4	3	2	1	0	
0x60	0x38	KSV	V_FIFO				KSV_	_FIFO				
Bit	Label	l	R/W		Description This address is a port for KSV FIFO access. When the firmware starts an							
7:0	KSV_FI	FO	R/W	I ² C transac transferred Address re FIFO spac	tion with the to the KSV gisters (KS) e. Consecut	ne offset add FIFO. The VSHA_ST1 ive I ² C tran	lress set at (address loc	0x38, access cated inside he start offs address 0x3	s control is the KSV St set within the	art	0x00	

Video Input Registers

The SiI9013 HDMI receiver provides the logic to detect the details of the incoming video resolution. The clock used to count these pixel-related units counts at the rate after the RxCLK divider (see register 0x60:0x08[5:4] on page 11). If the input RxCLK stops, the values in these registers maintain their value. Use CKDT and SCDT to determine if the input stream is active video.

Video H Resolution Register

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0x3A	H_RESL				H_RE	S[7:0]			
0x60	0x3B	H_RESH	RSVD0 H_RES[12:8] Description							
Bit	Label	R/W				Def	ault			
12:0	H_RES	R	Measured interval between two HSYNC active edges. The unit of measure is unique pixels. See the note on page 20.					The unit	060 000	00 0000

Video V Refresh Register

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0x3C	V_RESL			1	7				
0x60	0x3D	V_RESH			RSVD0			V	_RES[10:8	3]
Bit	Label	R/W				Def	ault			
10:0	V_RES	R	of measure Note: The field to fie total line of field. Also interlaced	value for value for value for ld for intercount of 11, some ITU formats, withis register	etween two YASYNC pull V_RES, me relaced forma 25 but send J.656 source which switch er to determine.	ses). asured in lints. For exacts either 562 es may send between tweet	nes, may ch mple, 1080 2 or 563 lin 1 active line vo values. I	nange from i has a es per e counts in Firmware	06000 00	000 0000

Video DE Pixels Register

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0x4E	DE_PIXL				DE_PI	X[7:0]			
0x60	0x4F	DE_PIXH								
Bit	Label	R/W							Def	ault
11:0	DE_PIX	R	Defines the width of the active display. The unit of measure is unique pixels. See the note on page 20.					0b0000 0	000 0000	

Video DE Line Register

Dev	Addr	Name	7	6	5	4	3	2	1	0	
0x60	0x50	DE_LINL				DE_LI	[N[7:0]				
0x60	0x51	DE_LINH			RSVD0			D	E_LIN[10:	8]	
Bit	Label	R/W	Description Default Defines the height of the active display. The unit of measure is 0b000 0000 0000								
10:0	DE_LIN	R	Note: The from field a total line field. Also interlaced that reads	YNC pulses value for l to field for e count of l o, some ITU formats, w	s). DE_LIN, m r interlaced 125 but ser J.656 source thich switch er to determ	easured in I formats. Fo nds either 5 es may send between ty	lines, may cor example, 62 or 563 lid d active line wo values. I	change 1080i has ines per e counts in Firmware	06000 00	000 0000	

Video VSYNC to Active Video Lines Register

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0x52	VID_VTAVL	RSV	VD0	X		VID_VT	AVL[5:0]		
Bit	Label	R/W			Des	scription			Default	
5:0	VID_VTAVL R				ideo Lines. nes from th				back	0600 0000

Video Vertical Front Porch Register

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0x53	VID_VFP	RSVD0 VID_VFP[5:0]							
Bit	Label	R/W			Des	scription	I	Default		
5:0	VID_VFP	R			. Vertical sy ed TMDS in	-		neasured in	0b	00 0000

Video Status Register

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0x55	VID_STAT			RSVD0			INTRL	VSPOL	HSPOL
Bit	Label	R/W			Desci	ription			Def	ault
2	INTRL	R	Interlace of	detected:		()			
		\times	0 = Input	progressive						
			1 = Input	interlaced						
1	VSPOL	R	VSYNC p	olarity dete	ected:				()
			0 = Negat	ive polarity	(leading ed	dge falls)				
			1 = Positiv	ve polarity	(leading ed	ge rises)				
0	HSPOL	R	HSYNC p	olarity dete	•	()			
			0 = Negat	ive polarity						
			1 = Positiv	ve polarity						

Note: The polarity of VSPOL and HSPOL is opposite that of the equivalent bits in the SiI9030 transmitter. The INTRL bit is set by internally checking for a varying VSYNC timing characteristic of interlaced field timings.

Video Horizontal Front Porch Register

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0x59	VID_HFP	VID_HFP Description							
Bit	Label	R/W			Default					
7:0	VID_HFP	R	end of dat pulse. Thi	a valid (fall s register d that value.	ling edge of oes not wra	DE) and the	ne start of t	ocks between he HSYNC at 255 and	n the	0x00

Video HSYNC Active Width Register

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0x5B	VID_HSWIDL	HSWIDTH[7:0]							
0x60	0x5C	VID_HSWIDH	RSVD0						HSWIE	TH[9:8]
Bit	Label	R/W	Description						Def	fault
9:0	HSWIDTH	I R	Width of	HSYNC pı	ılse in unit	s of unique	pixels.		0b 00 00	000 0000
			See the note below.							

There is no register to indicate the vertical refresh rate (for example, 60-Hz NTSC), but the refresh rate can be calculated using the VID XPCNT register.

Note: The values for H_RES, DE_PIX, VID_HFP, and HSWIDTH are measured after the link clock is divided by the pixel replication rate. The AVI InfoFrame carries a definition of the pixel replication rate (when the normal pixel rate is slower than 25 MHz, pixel replication is used). This value is to be written into the ICLK field in the SYS_CTRL1 register (0x60:0x08[5:4], described on page 11. Before the ICLK field is written, the values in H_RES, DE_PIX, VID_HFP, and HSWIDTH reflect the prior setting of ICLK. For example, if ICLK is set to 0 (no replication), then a 2x replication stream for 480i shows 1440 as the DE_PIX count. After setting ICLK to 1 (per the AVI InfoFrame information), the value in DE_PIX is 720. Vertical measurements in lines are not affected by pixel replication.

Video Pixel Clock Timing Register

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0x6F	VID_XPCNT	\ 			VID_X	KPCNT			
Bit	Label	R/W			De	scription				Default
7:0	VID XPCNT					GT TT) 4		ock periods		0x00

VID_XPNT is read to determine the pixel clock rate in real units of time. This value translates into line time as follows:

$$T_{LINE} = \frac{\frac{H_RES}{127} \times VID_XPCNT}{F_{XTAL}}$$

When calculating line time from the value in register VID_XPCNT, remember that integer math should avoid overflow and underflow in the calculation. The firmware should calculate the line time in this sequence:

$$T_{LINE} = \frac{H - RES}{F_{YTAI}} \times VID - XPCNT \times \frac{1}{127}$$

Having determined the line time, the frame/field time may be calculated:

$$T_{Frame/Field} = T_{Line} * (V_RES)$$

Refer to the CEA-861B Specification for more details on the complete set of CEA-861B timings.

Video Processing Register Set

Video Mode #1 Register

Dev	Addr	Name	e	7	6	5	4	3	2	1	0
0x60	0x4A	VID_MC	ODE	INSSYNC	MUXYC	DITH	RNG_R2Y	CSC_R2Y	UPSMP	DNSMP	RSVDR0
Bit	Label	R/	/W				Description	n			Default
7	INSSYN	C R/	/W	Insert SYNC	C (SAV/EA)	V) into I'	TU.656 stream	1:			0
				0 = Disable							
				1 = Enable							
6	MUXY	C R/	/W	Multiplex Y	C 4:2:2 into	a single	channel:				0
				0 = Disable							
				1 = Enable							
5	DITH	R/	/W	10-bit to 8-b	it dithering	:					0
				0 = Disable			(/)				
				1 = Enable			10				7
						$\overline{}$	ning color space	ce is YCbCr 4	:2:2.	_(
4	RNG_R2	PY R/	/W	RGB-to-YC	bCr range s	caling:					0
				0 = Bypass							
				1 = Compres			10				
3	CSC_R2	Y R/	/W	RGB-to-YC	bCr color-s	pace con	vert:		. ()		0
				0 = Bypass	DCD . W	71 (7		~ \			
				1 = Convert			[0])	_^			
				Use with CS				LII GUG!		21)	
							s VRCHG and ettings of VID				
							0x60:0x5F, de			ID 10	
2	UPSMI	P R/	/W	Upsample:	7 6	()			-		0
		1		0 = Bypass							
			~	1 = 4:2:2 to	4:4:4 upsan	npler	V .	5			
1	DNSM	P R/	W	Downsample	e:		7				0
				0 = Bypass							
				1 = 4:4:4 to	4:2:2 down	sampler					

There is no programmability for F, V, and H bits in the SAV/EAV bytes. Out-of-range values 0x00 and 0xFF are converted to 0x01 and 0xFE when SAV/EAV codes are inserted.

The link never carries SAV/EAV encoded data. HSYNC and VSYNC states are carried on the link using either out-of-band TMDS characters (during DE low times), or as described in the HDMI Specification during data islands.

Video Mode #2 Register

Dev	Addr]	Name	7	6	5	4	3	2	1	0
0x60	0x49	VID	MODE2		RSVI	ORW0		RNG_Y2R	CSC_Y2R	RSV	DR0
Bit	Label		R/W	Description					Default		
3	RNG_Y2	2R	R/W	Enable YCbCr-to-RGB data range scaling:						(0
				0 = Disab	le range so	caling for c	color-space	converter			
				1 = RGB data range scaling from 16–235 to 0–255							
2	CSC_Y2	2R	R/W			or-space co	onvert:				0
				0 = Bypas	SS						
				1 = Convert YCbCr to RGB							
				Use with CSP_Y2R (0x60:0x48[2]).							

Video Output Composite Sync Generator

Video Control Register

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0x48	VID_CTF	L IVS	IHS		RSVDR0		CSP_Y2R	BITM	CSP_R2Y
Bit	Label	R/V	7		I	Description				Default
7	IVS	R/V	the VSY 0 = Do r 1 = Inve Note : Bo	NC output pi ot invert the 't t the VSYNC	n: VSYNC sig C signal his bit to 1,	nal		e it exits the characteristic the VID_STA		0
6	IHS	R/V	the HSY 0 = Do r 1 = Inve Note : Bo	NC output pi ot invert the l t the HSYNC	n: HSYNC sig C signal his bit to 1,	nal		e it exits the ch		0
2	CSP_Y2	R R/V	YCbCr- 0 = BT.6 1 = BT.7	o-RGB color	-space conv			(0)		0
1	BITM	R/V	Extende 0 = Dece 1 = Dece Note: B	l bit mode: oded pixel val oded pixel val TM picks up	ues are 8 bi ues are YCt LSB data fr	ts wide, eitho Cr 4:2:2 and om TMDS c	d wider than channel 0, th			0
0	CSP_R2	Y R/W	RGB-to- 0 = BT.6 1 = BT.7	YCbCr color 01	-space conv	ersion:	5	-		0

Video Field 2 Back Porch Mode Register

			O							
Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0x54	VID_F2BPM				RSVD0				BPM
Bit	Label	R/W			Default					
0	ВРМ	R/W	interlaced $0 = Back$ of Field 1 $1 = Back$ Field 1 This infor	field relati porch of Fig porch of Fig	eld 2 is one	1: -half line sh -half line lo	norter than	eld 2 of an the back por the back por termine whe	rch of	1

Video Digital Blank Value Register

Dev	Addr	Name	7	6	5	4	3	2	1	0				
0x60	0x4B	VID_BLANK 1				VID_BLA	NK1[7:0]							
0x60	0x4C	VID_BLANK 2	,											
0x60	0x4D	VID_BLANK	VID_BLANK3[7:0]											
Bit	Label	R/W			D	escription				Default				
7:0	VID_BLANI	K1 R/W	Video Blanking for Channel 1 (Blue). 0x00							Video Blanking for Channel 1 (Blue).				
7:0	VID_BLANI	K2 R/W	Video Blanking for Channel 2 (Green). 0x00											
7:0	VID_BLANI	K3 R/W	Video Blanking for Channel 3 (Red). 0x00											

These registers define the video level used during blanking times and are necessary because this value is not explicitly transported during data island times. These values should always be programmed to define the blanking level for video received from the HDMI transmitter.

These registers also define the video output value when muting video *except* when SAV/EAV syncs are enabled or downsampling is enabled, in which case, Y=16 and Cb=Cr=128 are output, regardless of the values in VID_BLANK.

Note: RGB is allowed in PC resolutions (with zero for blanking levels) and in CE resolutions (with 16 for blanking levels). See EIA/CEA-861B Section 5.1.

The actual video blanking values are affected by the CSC (Color Space Conversion) settings. If any CSC bits are enabled, the video blanking value is the value before CSC.

Video Channel Mapper Register

Dev	Addr	Name	7	6	5	4	3	2	1	0			
0x60	0x56	VID_CH_MAP			RSVD0				CH_MA	P			
Bit	Label	R/W			De	escription				Default			
2:0	CH_MAP	R/W	Video cha	nnel mapp	ing.					0b000			
					ital video o								
			permutation	ons onto th	e output pa	ckage pins	, calling th	e input Q[23	3:0]:				
				Q[23:16] Q[15:8] Q[7:0] 0b000 RED GREEN BLUE									
				0b001	RED	BI	LUE	GREEN					
				0b010	GREEN	R	ED	BLUE					
				0b011	GREEN	BI	LUE	RED					
			. (0b100	BLUE	R	ED	GREEN					
			X	0b101	BLUE	GR	EEN	RED					
			Note: 0b0	000 (the def	ault) may b	e interpret	ed as <i>no s</i> v	vapping; out	put =				
			input. Als	o, permuta	tions associ	ated with ()b110 and	0b111 map t	to the				
	X		default 0b	000, and b	ecause of th	e redunda	ncy, are no	ot included ir	this				
			list.										
			This bit al	This bit allows any of the three decoded TMDS video channels to be									
			output on										
				to different downstream chips, which may expect Red, Green, or Blue									
			on channe	els other tha	an the defau	lt configur	ation.						

Auto Video Configuration Registers

Auto Output Format Register

Dev	Addr	Name	7 6 5 4 3 2 1					0		
0x60	0x5F	VID_AOF	VID_AOF							
Bit	Label	R/W		Default						
7:0	VID_AOF	R/W	allowed se	ettings for t e is enable	his register d by setting	. Values no	t listed are	Table 4 lists unsupported 0x60:0xB5,	1.	0x00

Table 4. Allowed Auto Output Format Register

Register VID AOF	Color Space	Bits per Channel	4:4:4 or 4:2:2	Multiplexed	Embedded Syncs
		0			·
0x00	RGB	8	4:4:4	NO	NO
0x80	YCbCr	8	4:4:4	NO	NO
0xC0	YCbCr	8	4:2:2	NO	NO
0xC8	YCbCr	10	4:2:2	NO	NO
0xD0	YCbCr	8	4:2:2	NO	YES
0xD8	YCbCr	10	4:2:2	NO	YES
0xE0	YCbCr	8	4:2:2	YES ¹	NO
0xE8	YCbCr	10	4:2:2	YES ¹	NO
0xF0	YCbCr	8	4:2:2	YES ¹	YES
0xF8	YCbCr	10	4:2:2	YES ¹	YES

Note 1: Valid only with 24-bit output bus (see System Control Register #1).

The HDMI receiver decodes the AVI InfoFrame and determines which features in the video processing path must be enabled or disabled to format the video into the output mode selected in VID_AOF.

Note: AVC is not affected directly by a change in video refresh rate. A change in video resolution (such as a switch from 480p to 1080i) with accompanying AVI InfoFrame change causes only the color-space converter to switch from BT.601 to BT.709 (register 0x60:0x48).

Refer to the *SiI*9011/9021/9031 HDMI PanelLink Receivers Application Note (SiI-AN-0118) for information on how AVC works without AVI InfoFrames and in DVI mode.

Interrupt Registers

Interrupt State Register

Dev	Addr	Name	7	6	5	4	3	2	1		0		
0x60	0x70	INTR_STATE				II.	NTR						
Bit	Label	R/W		Description									
0	INTR	R	The pola		INT pin ou			s bit is HIG after this bit		0			

For registers INTR1 through INTR6, a bit is set when the interrupt is asserted and cleared by writing it to 1. The unmask registers are used to select which of the bits from INTR1 through INTR6 affect the INTR bit in register INTR_STATE.

Interrupt Unmask Registers

Dev	Addr	Na	ame	7	6	5	4	3	2	1	0
0x60	0x75	INTR1_U	UNMASK			ク					
0x60	0x76	INTR2_U	UNMASK								
0x60	0x77	INTR3_U	UNMASK							•	
0x60	0x78	INTR4_U	UNMASK								
0x60	0x7D	INTR5_U	UNMASK) .		
0x60	0x7E	INTR6_U	UNMASK							7	
Bit	Label	R/W				Descript	tion			1	Default
		R/W	the corresp When clea	ach bit corresponds to the same bit in registers INTR1 to INTR6. When set, e corresponding interrupt can affect the state of INTR in INTR_STATE. Then cleared in the unmask, the interrupt bit in INTR1 to INTR6 is still active at does not affect INTR in INTR_STATE. See page 26 for more information.							0

Interrupt Control Register

Note: The INT_CTRL register is affected by PD#, as described on page 11.

Dev	Addr	N	Name	7	6	5	4	3	2	1	0		
0x60	0x79	INT	_CTRL		RSV	VD0		SOFT_INTR	OPEN_DRAIN	POLARITY#	RSVD0		
Bit	Label		R/W					Descriptio	n		Default		
3	SOFT_INT	R	R/W	Set so	oftwar	e inter	rupt:				0		
) = Clear interrupt							
				1 = S	et	71							
2	OPEN_DRA	OPEN_DRAIN R/W				INT pin output type:							
				$0 = \mathbf{P}$	ush/P	ull							
		γX	/ \	1 = 0	pen D	Drain p	in						
1	POLARITY	POLARITY# R/W			INT pin assertion level:								
				0 = A									
		Ť		1 = Assert LOW									




Figure 1. Interrupt Pin Control

The diagram in Figure 1 shows the control of the INT output pin. Each interrupt source has a bit (shown as INT_bit) and an unmask (shown as UNMASK_bit). These are logically ANDed, then ORed, then latched with the active output clock. During RESET#=LOW, PD# is reset to zero. In power-down mode (PD# asserted), the active level from the sync detect logic (SCDT) is output as the INT signal.

The POLARITY# and OPEN_DRAIN controls affect INT in all modes. RESET#=LOW loads PD#=0, POLARITY#=1, and OPEN_DRAIN=1 as a default. Therefore, the INT output will be open-drain, driven LOW when no TMDS signaling is received, and tri-stated when the TMDS inputs are active.

Avoiding Stuck Interrupts

Glitches caused by an unstable source or a hot plug event can cause the FIFO under-run interrupt (FIFO_UNDER at 0x60:0x74[0]) to be set but not cleared until you apply a hardware reset. Applying a hardware reset ensures that the interrupt is no longer in an invalid state. Using auto software reset (SWRST_AUTO) can also reduce stuck interrupts.

To avoid stuck interrupts, Silicon Image recommends performing a hardware reset after every board initialization, HDMI cable plug-in, and HDMI input change.

Important: After a hardware reset, the SiI9013 HDMI receiver uses the default configuration. Before performing the hardware reset, you must save your HDMI receiver register settings and then restore the settings after the hardware reset is complete. If hardware reset is shared among other devices, it needs to be used independently for the SiI9013 HDMI receiver.

Using Auto Software Reset

Some systems monitor error conditions (such as a FIFO_UNDER) with firmware and then react to a loss of sync by asserting SWRST through I²C. This process is not fast enough to block all glitches and, therefore, allows occasional locking of a FIFO interrupt.

Silicon Image recommends enabling automatic software reset (SWRST_AUTO at 0x60:0x05[4]) in the firmware. SWRST_AUTO causes a software reset to be performed whenever the HDMI receiver detects a loss of TMDS clock (CKDT) or loss of video signals (SCDT). Because glitches occur most often during stabilization of the link clock (after a link mode change or a hot plug event), an active software reset that blocks such glitches protects the FIFO_UNDER logic from changes until both clocks and syncs are stable. After SWRST_AUTO is enabled, the firmware does not need to perform any manual resets (SWRST).

Interrupt Status #1 Register

Dev	Addr	Name	7	6	5	4	3	2	1	0			
0x60	0x71	INTR1	ACR	ACR	ACRERR	ACR	AUDF	ECCERR	AUTH	AUTH			
			HWCTS	HWN		PLLUL	ERR		START	DONE			
Bit	La	bel	R/W			Descripti	ion			Default			
7	ACRH	IWCTS	R/W	1 = Most recei	nt ACR hardy	vare CTS val	ue is differen	t from previo	ous	0			
				value.									
				Write 1 to clea	ır.								
6	ACR	HWN	R/W	1 = Most recei	= Most recent ACR hardware N value is different from previous value.								
				Write 1 to clea	2.00 2.00								
5	ACR	RERR	R/W	1 = Audio N/C	= Audio N/CTS packet decode error.								
				Write to 1 to c	= Audio N/CTS packet decode error. rite to 1 to clear.								
4	ACRE	PLLUL	R/W	1 = Audio PLI	L unlocked.					0			
				Write 1 to clea	ır.	(71							
3	AUD	FERR	R/W	1 = Audio FIF	O error (a on	e-bit error in	an audio pac	ket).)	0			
				Write 1 to clea	ır.	A							
2	ECC	ERR	R/W	1 = ECC error		sland that als	o causes the	error count to	exceed	0			
				the BCH thres	hold.								
				Write 1 to clea	ır.	10			Y				
1	AUTH	START	R/W	1 = HDCP aut			ıthentication	starts with re	ceipt of	0			
				the eighth byte		the Source.							
				Write 1 to clea			X						
0	AUTH	IDONE		1 = HDCP aut	0								
				first control pu									
				Write 1 to clea		. (/1						
		•		Note: Softwar									

For information on monitoring the status of HDCP decryption, see page 13.

Interrupt Status #2 Register

Dev	Addr	Name	7		6	5	4	3	2	1	0			
0x60	0x72	INTR2	HDMIM	IODE	VSYNCDET	SWINTR	CKDT	SCDT	GOTCTS	GOTAUD	VIDCHG			
Bit	La	bel	R/W				Descripti	ion			Default			
7	HDMII	MODE	R/W		DMI mode cha 1 to clear.	nge detected	l (DVI-to-I	HDMI or H	DMI-to-DVI)		0			
6	VSYN	CDET	R/W		VSYNC active edge recognized. tte 1 to clear.									
5	SWI	NTR	R/W		oftware-induced 1 to clear.	l interrupt.					0			
4	CK	DT	R/W		lock detect char 1 to clear.	nge detected	l.				0			
3	SC	DT	R/W		ync detect chan 1 to clear.	ge detected	(monitors I	DE signal).			0			
2	GOT	CTS	R/W		eceived CTS pa 1 to clear.	icket.					0			
1	GOT	AUD	R/W		= Received audio packet. Write 1 to clear.									
0	VIDO	CHG	R/W		1 = Video clock frequency changed. Write 1 to clear.									

Interrupt Status #3 Register

Dev	Addr	Name	,	7	6	5	4	3	2	1	0		
0x60	0x73	INTR3	NE	W_	SET	SPDIFERR	NEW_UNR	NEW_	NEW_AUD	NEWSP	NEW_		
			G	CP	MUTE			MPEG			AVI		
Bit	Lab	el	R/W				Description				Default		
7	NEW_	GCP	R/W	1 = N	ew General C	Control Packet d	letected.				0		
				Write	1 to clear.								
						et on <i>every</i> detec							
						nt of the packet				the on			
	CETM	LITTE	D/W	_	ge only behav		0						
6	SETM	UIE	R/W		= General Control Packet set to mute. Verite 1 to clear.								
5	SPDIF	EDD	R/W	111111									
)	SPDIF	EKK	K/W		= S/PDIF parity error.								
4	NEW_	LINID	R/W			unrecognized pa	valent data ata d				0		
4	NEW_	UNK	K/W		1 to clear.	umrecognized pa	icket detected.				0		
						never a packet o	r InfoEromo is	received th	at is not one of	the			
						es or with values							
				regist	ers. See page	61 for more inf	formation.			,			
3	NEW_N	MPEG	R/W	1 = N	ew/changed	MPEG InfoFran	ne detected.				0		
				Write	1 to clear.		o i						
2	NEW_	AUD	R/W	1 = N	ew/changed	audio InfoFramo	e detected.	X			0		
				Write	1 to clear.								
1	NEW	/SP	R/W	1 = N	1 = New/changed Source Product Definition (SPD) InfoFrame detected.								
)	1 to clear.	<u> </u>		7					
0	NEW_	_AVI	R/W	1 = N	ew/changed.	AVI InfoFrame	detected.				0		
				Write	1 to clear.	60		0					

Stopping and restarting transmission of InfoFrames or packets from the Source does not trigger any of the interrupts in INTR3 if the packet content is unchanged.

Interrupt Status #4 Register

Dev	Addr	Name	:	7	6	5	4	3	2	1	0			
0x60	0x74	INTR4	4 RS	VDR0	HDCP	T4ERR	NO_	CTS_DROP	CTS_	FIFO_	FIFO_			
				1	ERR		AVI		REUSE	OVER	UNDER			
Bit	Labe		R/W				Descri				Default			
6	HDCPE	ERR	R/W	1 = H		t when a B	CH error i	s received but n	o TERC4 er	rors are	0			
					1 to clear.									
5	T4ER	.R	R/W			et when the	e number o	of corrected TEI	RC4 errors e	xceeds the	0			
				TERC	4 corrected th	reshold or	the number	er of uncorrected	d TERC4 em					
							_	the data island	-	., ,				
					The TERC4 corrected threshold is set in register 0x60:0xBD[6:0], described on page 35.									
					the TERC4 uncorrected threshold is set in register 0x60:0xBE[6:0], described									
				on pag	n page 35.									
					Vrite 1 to clear.									
4	NO_A	VI	R/W		= No AVI received. Set when no AVI InfoFrame has been received for at least									
					2 consecutive fields. Write 1 to clear.									
3	CTS_D	ROP	R/W			Set when th	e CTS valu	ie is dropped be	ecause a new	packet	0			
						CTS value	before it is	used to generat	e an NCLK	period.				
					X=128*F _S /N. 1 to clear.		•	^						
2	CTS_RE	USE	R/W			t when the	CTS value	is reused becau	ise a new C	ΓS value is	0			
_	010_112	.002	10.11					eriod finishes.						
			• (1 to clear.									
1	FIFO_O	VER	R/W		FO over-run.	\mathcal{L}		, (7,		0			
0	FIFO_UN	IDED	R/W		1 to clear.	This issa		not set for all u		. 1141	0			
	FIFO_UI	NDEK	K/W		1 to clear.	i. This inte	rupt bit is	not set for all u	nder-run cor	iuitions.	0			
				See pa	age 26 for info	ormation or	n stuck inte	errupts.						
			<		5 LV		0							

Interrupt Packet Control Register

Dev	Addr	Name	7	6	5	4	3	2	1	0		
0x60	0x7A	IP_CTRL	RSV	DR0	NEW_	NEW_UNR	NEW_	NEW_	NEW_	NEW_		
					ACP		MPEG	AUD	SPD	AVI		
Bit	Label	R/W				Descripti	on			Default		
5	NEW_ACP	P R/W	Interr	upt on A	ACP packet	:				0		
			0 = Se	et interr	upt only on	a new ACP pa	icket					
			1 = Se	et interr	upt on any	received ACP 1	packet					
4	NEW_UNR	Interr	Interrupt on unrecognized packet:									
			0 = Se	0 = Set interrupt only on a new unrecognized packet								
			1 = Se	I = Set interrupt only on a new unrecognized packet I = Set interrupt on any received unrecognized packet								
3	NEW_MPE	G R/W	Interr	upt on l	MPEG Info	Frame:				0		
			0 = Se	et interr	upt only on	a new MPEG	InfoFrame					
			1 = Se	et interr	rupt on any	received MPEO	G InfoFrame					
2	NEW_AUD	R/W	Interr	upt on A	Audio InfoF	Frame:		•,		0		
			0 = Se	et interr	upt only on	a new Audio I	nfoFrame					
			1 = Se	et interr	rupt on any	received Audio	InfoFrame					
1	NEW_SPD	R/W	Interr	upt on S	SPD InfoFr	ame:				0		
			$0 = S_0$	et interr	upt only on	a new SPD In	foFrame					
			1 = Se									
0	NEW_AVI	R/W	Interrupt on AVI InfoFrame:							0		
			0 = Set interrupt only on a new AVI InfoFrame									
			1 = Se	et interr	upt on any	received AVI I	nfoFrame) "				

Interrupt Status #5 Register

Dev	Addr	Name	7	6	5	4	3	2	1	0	
0x60	0x7B	INTR5	FNCHG	AACDONE	AULERR	VRCHG	HRCHG	POCHG	ILCHG	FSCHG	
Bit	Label	R/W			De	scription				Default	
7	FNCHG	R/W	1 = Fn Ch	ange. Set when	the ACR ref	erence cloc	k changes.			0	
			Write 1 to	clear.							
				s interrupt Indi	_	e in the rati	o 128Fs/N.	A simultane	eous		
				terrupt should							
6	AACDONE	R/W		= Auto Audio Control (AAC) muted the audio based on a selected interrupt condition.							
	ALHEDD	D /W/		Write 1 to clear. = Audio link error. Set when the number of recorded BCH errors is greater than							
5	AULERR	R/W		I = Audio link error. Set when the number of recorded BCH errors is greater than hree and the BCH errors are received in at least half of all the recorded packets.							
				B[0]) to 1.	ild DCIT CITO	is start reco	ranig when	you set en	CIVI	/	
			Write 1 to	clear.	χ				\cup		
4	VRCHG	R/W	1 = Vertic	al (VSYNC) re	solution char	nge.				0	
			Write 1 to	clear.		<i></i>					
3	HRCHG	R/W	1 = Horizo	ontal (HSYNC)	resolution c	hange.				0	
			Write 1 to	clear.							
2	POCHG	R/W	1 = Polarit	ty change on V	SYNC or HS	YNC.	X			0	
			Write 1 to	clear.							
1	ILCHG	R/W	1 = Interla	ced status char	ige.) [0	
			Write 1 to	clear.		(Z_1)					
0	FSCHG	R/W	1 = Audio	Fs sample rate	change.					0	
			Write 1 to	clear.	ノ〈/		\mathcal{O}_{\perp}				

NOTE: VRCHG and ILCHG interrupts are also caused whenever the CSC_R2Y color-space converter is enabled (by writing 1 to register 0x60:0x4A[4], described on page 21). Such interrupts should be ignored until the video path is reprogrammed (in the VID_MODE and VID_MODE2 registers), then the interrupts should be cleared. VRCHG or ILCHG interrupts that occur after that point should be treated as valid changes in refresh rate or interlace state.

Interrupt Status #6 Register

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0x7C	INTR6		R	SVDRW	70		NEW_ACP	RSVDRW0	UNPLUG
Bit	Label	R/W	Description							Default
2	NEW_ACP	R/W		1 = New/changed ACP packet detected. Write 1 to clear.						
0	UNPLUG	R/W	(see pag	1 = Cable unplug interrupt. Set when the PWR5V pin changes from 1 to 0 (see page 10). Write 1 to clear.						

Bit 0x7C[1] is reserved. It may be set by the chip (and read back as a set bit), but a 1 value in bit 1 does not affect the INTR_STATE register (0x60:0x70). When polling INTR6, the firmware should ignore the state of bit 1.

Audio Input Configuration and Control Registers

TMDS Equalization Control Register

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0x81	TMDS_ECTL1				TMDS_	EQCTL			
Bit	Label	R/W			D	escription				Default
7:0	TMDS_EQC	TL R/W	to improv A higher appropria The value four uppe Therefore highest ec 0x0F, 0x1 0xA5, 0xl supported	e the respondence the respondence in this regret in this regret bits added to the respondence in the respond	nse to weals register cer cables. isster should to the values for the result of the constant o	n combines ker signals orresponds I always be ue of the for egister are 3, 0x5A, 0x 1, and 0xF0 be turned of	e such that to bur lower by (from lower 69, 0x78, 0	om longer of qualization, the value of its sums to est equalization, where the control of the co	f the 0x0F.	0xC3

HDCP Key Registers

HDCP Key Status Register

Write a bit in this register to 0 to clear the corresponding condition bit.

Dev	Addr	Na	ame	7	6	5	4	3	2	1	0							
0x60	0xF9	KI	EY_	RSVD	BIST2_E	BIST1_	KSV_	ACK_	SDA_	CRC_	CMD_							
		STA	TUS		RR	ERR	DONE	ERR	ERR	ERR	DONE							
Bit	Labe	l	R/W				Description				Default							
6	BIST2_E	ERR	R/W	1 = BIST	= BIST self-authentication test 2 error.								1 = BIST self-authentication test 2 error.					0
5	BIST1_E	ERR	R/W	1 = BIST	= BIST self-authentication test 1 error.													
4	KSV_DC	ONE	R/W	1 = KSV	load is done.						0							
3	ACK_E	RR	R/W	1 = Ackn	owledge erro	r (did not ge	t acknowledg	ge from ROM	1).		0							
2	SDA_E	RR	R/W	1 = SDA	1 = SDA error (ROM still driving SDA line).													
1	CRC_E	RR	R/W	1 = CRC	error.	4				_(0							
0	CMD_D0	ONE	R/W	1 = Comr	1 = Command done (last operation completed successfully).													

HDCP Key Command Register

Dev	Addr	Name	7	6	5	4	3	2	1	0	
0x60	0xFA	KEY_ COMMAND	RS	VD0	LD_KSV		X	EPCM			
Bit	Label	R/W			De	scription				Default	
5	LD_KSV	R/W	0 = Disal	Enable KSV load from embedded keys: 0 = Disable 1 = Enable (write 0 before enabling again)							
4:0	EPCM	R/W	I ² C maste 0b00000 0b00011 0b0100 0b01000 verify en 0b10000 authentic HDCP ci Do not us	er command = Run no B = Run all B = Run only = Run only bedded key = Run only ation that us pher engine se any other riting a new	to the emberist tests IST tests CRC test BIST self-accontents) BIST self-acces an inverted)	dded keys: uthentication uthentication ed key sele his register	on test 1 (a con test 2 (a con vector vector vector)	2-pass to verify the the previous	he	0Ь00000	

You can perform the BIST command when:

- 1. RESET# pin is HIGH,
- 2. The TMDS port is enabled.
- 3. TMDSCLK is active.
- 4. The HDCP cipher engine is idle there is no active HDCP authentication.
- 5. The chip is not accessing the embedded keys automatically, which occurs only when:
 - a) The SiI9013 HDMI receiver reads BKSV from the embedded keys during the 2 ms directly after RESET# rising edge, when conditions #2 and #3 have also already been met.
 - b) The HDMI receiver reads the embedded keys during authentication (after last byte of AKSV is written).

You *must* set PD# to 1 to perform the BIST command. Silicon Image recommends performing a software reset before performing the BIST command. The command can be executed multiple times by writing to the register as described above. A proper hardware reset must be performed after power on.

Auto Audio and Video Control

The SiI9013 HDMI receiver enhances control of the video and audio processing paths by providing an automatic mechanism for configuring those paths. Auto Audio Control (AAC) is used with the AEC registers, described on page 36. Auto Video Configuration (AVC) is used with register 0x60:0x5F, described on page 24.

Auto Control Register

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0xB5	AEC_CTRL	RSVI	DRW0	AAC_OE	RSV	D0	AVC_EN	RSVDRW0	AAC_EN
Bit	Label	R/W				Descrip	tion			Default
5	AAC_OF	E R/W			I ² S and S/PD	•				0
						D[3:0], SCK,				
						D[3:0], SCK,				
_						registers 0x6	8:0x27 and	d 0x68:0x29.	<i>C</i>	· ·
2	AVC_EN	I R/W		able AV						0
				able AVC			C4 C			
					set to 1, the re e AVC logic:	ead-back state	es of the fo	mowing regis	ter neids are	
				x08[7:6,5	_	10	7			
				x48[2,1,0		X) ` \	
			0x60:0x	x49[3,2]					14	
				x4B[7:0]						
				x4C[7:0]				1		
				x4D[7:0]				/ ()		
						ead-back state ten from the I			vays the default	
						isters after AV			en to 1 does	
0	AAC_EN	I R/W		able AAG						0
			1 = Ena	able AAC			16			
						C logic. This			0x60:0x05	
					-	SWRST[0] (s	see page 9)).		
Note: B	it 1 [RSVI	DRW0] must a	lways b	e zero ai	nd never wri	itten to 1.				

ECC Control Registers

ECC Control Register

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0xBB	ECC_CTRL				RSVDRW()			CAPCNT
Bit	Label	R/W]	Description	n			Default
0	CAPCNT	R/W	errors (se 0 = Conti 1 = Clear This bit s the HDM logic to fl	e register (nuously ac error coun hould be w I receiver. ag audio p	ecumulate enters written to 1 This clears cacket recep	whenever as the error option errors	29) are cleared audio processounters us before the	eared: essing is ered within to overflow	nabled in he AEC	0

ECC T4 Corrected Threshold Register

Dev	Addr	Nan	ne	7	6	5	4	3	2	1	0
0x60	0xBD	T4_TH	IRES	RSVDRW0 T4_COR_THRES					4		
Bit	Label		R/W	Description						D	Default
6:0	T4_COR_TH	IRES	R/W	Sets the threshold for TERC4 corrected errors.						0b0	000 0001

ECC T4 Uncorrected Threshold Register

Dev	Addr	Nam	ne	7	6	5	4	3	2	1	0
0x60	0xBE	T4_UNT	HRES	RSVDRW0			T4_ U	JNCOR_TI	HRES		
Bit	Label		R/W			Descr	ription				Default
6:0	T4_UNCO		R/W	Sets the thresh	old for TI	ERC4 unco	rrected err	ors.		060	000 0001
				MA							

AEC Exception Enable Registers

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0xB6	AEC_EN0	RSVD RW0	AEC06	AEC05	AEC04	AEC03	AEC02	AEC01	AEC00
0x60	0xB7	AEC_EN1	AEC15	AEC14	AEC13	AEC12	AEC11	AEC10	AEC09	AEC08
0x60	0xB8	AEC_EN2		RS	SVDRW0			AEC18	AEC17	AEC16
Bit	Label	R/W		Descrip	tion		Interr	upt Bit	Page	Default
7	RSVD	R/W	RESERVED.							0
6	AEC06	R/W	Exception #6:	Sync Dete	ect		INTI	R2[3]	27	0
5	AEC05	R/W	Exception #5:	General C	Control Pack	et Set	INTI	R3[6]	28	0
4	AEC04	R/W	Exception #4:	Video Clo	ock Change	d	INTI	R2[0]	27	0
3	AEC03	R/W	Exception #3:	Exception #3: ACR CTS Changed				R1[7]		0
2	AEC02	R/W	Exception #2: ACR N Changed				INTI	R1[6]		0
1	AEC01	R/W	Exception #1: PLL Unlocked				INTI	R1[4]		0
0	AEC00	R/W	Exception #0: Cable Unplug				INTI	R6[0]	31	0
			Note: Cable unplug is detected only if the port is enabled.							
7	AEC15	R/W	Exception #15	5: H Resolu	ution Chang	ged	INTI	R5[3]	31	0
6	AEC14	R/W	Exception #14	4: Sync Po	larity Chang	ged	INTI	R5[2]	31	0
5	AEC13	R/W	Exception #13	3: Interlace	Changed		INTI	R5[1]	31	0
4	AEC12	R/W	Exception #12	2: Fs Chan	ged		INTI	R5[0]	31	0
3	AEC11	R/W	Exception #1	l: CTS Rei	ısed		INTI	R4[2]	29	0
2	AEC10	R/W	Exception #10): Audio F	IFO Overru	n	INTI	R4[1]	29	0
1	AEC09	R/W	Exception #9:	Audio FII	FO Under-r	ın	INTI	R4[0]	29	0
0	AEC08	R/W	Exception #8:	HDMI M	ode Change			See below.		0
	C		Note: Corresponds to the condition raised when the HDMI receiver switches in or out of HDMI mode.				5			
2	AEC18	R/W	Exception #18	3: Fn Clocl	k Changed		INTI	R5[7]	31	0
1	AEC17	R/W	Exception #17: Link Error IN			INTI	R5[5]	31	0	
0	AEC16	R/W	Exception #16	6: V Resolu	ution Chang	ged	INTI	R5[4]	31	0

Each bit in the AEC_EN registers enables one condition to trigger the hardware soft mute. When a condition occurs, it sets the appropriate interrupt bit, except bit AEC08. The output of the interrupt register bit (or the internal condition) is then ANDed with the enable bit in AEC_EN. If hardware soft mute is enabled (MUTE_MODE -0x68:0x29[5]) and the output of the AND is 1, hardware soft mute is triggered (see Figure 2). Un-mute is triggered by the firmware.




Figure 2. AEC Enable Control

HDCP Repeater Registers

The firmware uses these registers to obtain downstream information. Refer to page 17 for the SHA Control register (0x60:0x37).

Downstream BSTATUS Registers

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0xD5	DS_BSTAT1	DEVEXC				DEVICECN	T		
0x60	0xD6	DS_BSTAT2	RS	VDRW0		HDMI_ MODE	CASEXC		DEPT	Н
Bit	Label	R/W	Description							Default
7	DEVEXC	R/W	Maximum de	Maximum device count exceeded; more than 12 devices attached.						
6:0	DEVICECN	T R/W	Number of de	vices attac	hed down	stream.				0
4	HDMI_MOD	DE R/W	0 = HDMI red	ceiver is in	DVI mod	le				0
			1 = HDMI receiver is in HDMI mode							
3	CASEXC	R/W	Maximum cascade depth exceeded.						0	
2:0	DEPTH	R/W	Cascade depth.						0b000	

Downstream M0 Registers

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x60	0xD7	DS_M0_0		0						
0x60	0xD8	DS_M0_1	` >) (
0x60	0xD9	DS_M0_2)		(7)				
0x60	0xDA	DS_M0_3				De	_M0			
0x60	0xDB	DS_M0_4		(U		D3_	_WO			
0x60	0xDC	DS_M0_5								
0x60	0xDD	DS_M0_6								
0x60	0xDE	DS_M0_7			7					
Bit	Label	R/W			D	escription				Default
63:0	DS_M0	R/W	Downstre	am M0.						0
				2/						

Downstream VH Register

Dev	Addr	Na	me	7	6	5	4	3	2	1	0		
0x60	0xDF	DS_V	'H0_0					•			•		
0x60	0xE0	DS_V	'H0_1				DC	VIIIO					
0x60	0xE1	DS_V	'H0_2				DS_	VH0					
0x60	0xE2	DS_V	'H0_3										
0x60	0xE3	DS_V	'H1_0										
0x60	0xE4	DS_V	'H1_1				DC	VH1					
0x60	0xE5	DS_V	'H1_2				בט_	VПI					
0x60	0xE6	DS_V	'H1_3										
0x60	0xE7	DS_V	'H2_0										
0x60	0xE8	DS_V	'H2_1				DC	VIIIO					
0x60	0xE9	DS_V	'H2_2			. (/)	DS_	VH2		C			
0x60	0xEA	DS_V	'H2_3										
0x60	0xEB	DS_V	'H3_0										
0x60	0xEC	DS_V	'H3_1				DC	VH3					
0x60	0xED	DS_V	'H3_2				D3_	V113					
0x60	0xEE	DS_V	'H3_3				'			4			
0x60	0xEF	DS_V	'H4_0						$\bigcup_{i=1}^{n} A_i$				
0x60	0xF0	DS_V	'H4_1				DS_	VHA					
0x60	0xF1	DS_V	'H4_2				D3_	V114					
0x60	0xF2	DS_V	'H4_3					1					
Bit	Label		R/W	Description Default									
31:0	DS_VH0	•	R/W	Downstre	am VH0.						0		
31:0	DS_VH1		R/W	Downstre	am VH1.			71			0		
31:0	DS_VH2		R/W	Downstre	am VH2.						0		
31:0	DS_VH3		R/W	Downstre	am VH3.						0		
31:0	DS_VH4		R/W	Downstre	Downstream VH4. 0								

Note: The values read back from these registers may not match the values written into them. When read, these registers return HDMI receiver status.

Sink-Accessible Registers (Device Address 0x68)

The state of the CI2CA pin selects between device address 0x68 and 0x6A for these registers (as described on page 1).

Audio Clock Recovery (ACR) Registers

The HDMI link does not transport an explicit audio master clock, but carries information describing the relationship of the audio sample rate to the pixel clock. The ratio of the current pixel clock frequency to the desired MCLK frequency is defined by a numerator, N, and a denominator, CTS. Whenever the pixel clock frequency changes (the video mode changes) or the audio clock changes (the audio sampling rate changes), the N and CTS values change accordingly.

ACR Control Register #1

Dev	Addr	Naı	ne	7	6	5	4	3	2	1	0	
0x68	0x00	ACR_C	TRL1	CTS_DROP _AUTO	POSTSEL	UPLLSEL	CTSSEL	NSEL	CTS_ REUSED_ AUTO	FSSEL	ACR_ INIT	
Bit	La	bel	R/W			Des	cription				Default	
7		S_	R/W	Enable autom	atic CTS drop					•	0	
	DROP_	_AUTO			re-initializatio							
									verwrites a CT	S value	1	
					ed to generate triggered to re				anzation is g of the incom	ing ACR	1	
				packets		Name of the second						
6	POST	ΓSEL	R/W									
				0 = ACR uses hardware-determined POST divider value (POST_HVAL) 1 = ACR uses software-determined POST divider value (POST_SVAL)								
			. (
5	UPLI	LSEL	R/W	Feedback divider UPLL select: 0 = ACR uses hardware-determined UPLL value (UPLL_HVAL)								
		- 1		0 = ACR uses hardware-determined UPLL value (UPLL_HVAL) 1 = ACR uses software-determined UPLL value (UPLL_SVAL)								
4	CTS	CEI	R/W	1 = ACR uses software-determined UPLL value (UPLL_SVAL)								
4	CIS	SEL	IX/ VV		s hardware-det	ermined CTS	value (CTS	HVAL			0	
					s software-dete						1	
3	NS	EL	R/W	N value selec							0	
				0 = ACR uses	s hardware-det	ermined N va	alue (N_HV	AL)			1	
				1 = ACR uses	s software-dete	ermined N va	lue (N_SVA	L)				
2	СТ		R/W		atic CTS reus						0	
	REUS AU				re-initializatio						1	
	AU	10							ot available w		1	
			//,	1	CLK edge to t					lifearry to	1	
1	FSS	SEL	R/W		frequency sel			, - <u>r</u>			0	
			7			termined Fs v	alue (CHST	4[3:0]) ex	ktracted from H	łDMI	1	
				audio packets $1 = ACR \text{ uses software Fs value (SW_FS on page 40)}$								
)			1	
	1.07	DIF	D.AT.	_	t is useful only			CD		11 .1	-	
0	ACR_	_INIT	R/W						tialization to re NCLK is held l		0	
											,	
				while the realignment occurs. NCLK Is an internal signal, 128*F _S /N, generated from the pixel clock and the CTS value. Write 1 to this bit to generate the strobe.								
				Note : The bit	is automatica	lly cleared ba	ck to 0.					

ACR Audio Frequency Register

Dev	Addr	Name	7 6 5 4 3 2 1 AL SWMCLKIN SWMCLKOUT SW_FS									
0x68	0x02	FREQ_SVA	L SWM0	CLKIN	SWMC	LKOUT		SW	_FS			
Bit	Label	R/W	7		I	Description	l			Default		
7:6	SWMCLKI	N R/W	Audio MC	CLK input	frequency n	node softwa	re select:			0b01		
			0b00 = Fn	n is 128* F	's							
			0b01 = Fn	n is 256 * I	Es							
			0b10 = Fn	n is 384 * I	₹s							
			0b11 = Fn	n is 512 * I	Es							
			Importan	t: This field	d must alwa	ys equal S'	WMCLKO	UT.				
5:4	SWMCLKOU	JT R/W	Audio MO	Audio MCLK output frequency mode software select:								
			0b00 = Fn	0b00 = Fm is 128*Fs								
			0b01 = Fn	0b01 = Fm is 256 * Fs								
			0b10 = Fn	0b10 = Fm is 384 * Fs								
			0b11 = Fn	n is 512 * I	. 78							
					e UPLL and							
					d must alwa							
3:0	SW_FS	R/W						bits corresp		0b0010		
						ere bit 24 i	s the LSB	and 27 is th	e MSB.			
				Fs is 44.10				$\bigcup_{i=1}^{n} A_i$				
				Fs is 88.20			X					
				Fs is 176.4 Fs is 48.0								
				- X			1					
				0b1010 = Fs is 96.0 kHz 0b1110 = Fs is 192.0 kHz								
				Fs is 192.0 Fs is 32.0								
						EL is set to	1 in the A	CR_CTRL	1 register			
			(0x68:0x0)		omy ir ibb	15 50t to	, in the 1	CK_CTKL	1 10815101			
			This field	This field is useful only for diagnostics. Values not listed are reserved.								

ACR N Value Registers

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x68	0x03	N_SVAL1				N_SVA	L[7:0]			
0x68	0x04	N_SVAL2				N_SVA	L[15:8]			
0x68	0x05	N_SVAL3		RS	VD0			N_SVAL	[19:16]	
0x68	0x06	N_HVAL1	N_HVAL[7:0] N_HVAL[15:9]							
0x68	0x07	N_HVAL2	N_HVAL[15:8]							
0x68	0x08	N_HVAL3	RSVD0 N_HVAL[19:16]							
Bit	Label	R/W			D	escription				Default
19:0	N_SVAL	R/W	N value for the audio clock regeneration method. This bit is set by software only if NSEL is set to 1 in the ACR_CTRL1 register (0x68:0x00[3]). It is useful for diagnostics only.						0	
19:0	N_HVAL	R	The hardware value is received from the HDMI transmitter. Used only if NSEL is set to 0 in the ACR_CTRL1 register (0x68:0x00[3]).							0

ACR CTS Value Registers

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x68	0x09	CTS_SVAL1				CTS_SV	'AL[7:0]			
0x68	0x0A	CTS_SVAL2				CTS_SV	AL[15:8]			
0x68	0x0B	CTS_SVAL3		RS	VD0			CTS_SVA	L[19:16]	
0x68	0x0C	CTS_HVAL1								
0x68	0x0D	CTS_HVAL2								
0x68	0x0E	CTS_HVAL3]	
Bit	Label	R/W			D	escription				Default
19:0	CTS_SVAI	. R/W	CTS value for the audio clock regeneration method. This bit is set by software only if CTSSEL is set to 1 in the ACR_CTRL1 register (0x68:0x00[4]). This bit is useful for diagnostics only.						0	
19:0	CTS_HVAI	R	The hardware value is received from the HDMI transmitter. Used only if CTSSEL is set to 0 in the ACR_CTRL1 register (0x68:0x00[4]).						0x81000	

ACR UPLL Value Registers

These registers are useful only for diagnostics.

Dev	Addr	N	ame	7	6	5	4	3	2	1	0
0x68	0x0F	UPLL	_SVAL	RSVD0				UPLL_SVA	L		
0x68	0x10	UPLL	_HVAL	RSVD0 UPLL_HVAL							
Bit	Labe	l	R/W	Description							Default
6:0	UPLL_S	VAL	R/W	The ACR PLL feedback value that determines, with N, the frequency of the PLL VCO. This bit is set by software only if UPLLSEL is set to 1 in the ACR_CTRL1 register (0x68:0x00[5]). This bit is useful for diagnostics only.							0
6:0	UPLL_H	VAL	R	The hardware value is received from the HDMI transmitter. Used only UPLLSEL is set to 0 in the ACR_CTRL1 register (0x68:0x00[5]).							0

ACR POST Value Registers

These registers are useful only for diagnostics.

Dev	Addr]	Name	7	6	5	4	3	2	1	0
0x68	0x11	POS	T_SVAL	RSV	/D0			POS	ST_SVAL		
0x68	0x12	POS	T_HVAL	RSV	/D0			POS	ST_HVAL		
Bit	Label		R/W					Default			
5:0	POST_SVA	T	R/W	MCLKO	UT. This b	back value it is set by ter (0x68:0	0				
5:0	POST_HVA	AL.	R	POST_HVAL is received from the HDMI transmitter. Used only if POSTSEL is set to 0 in the ACR_CTRL1 register (0x68:0x00[6]). The valid range is 0x02–0x3F. 0x01 is not a valid setting.							0

Table 5 shows the relationship of the UPLL and POST dividers to the ACR sample frequency Fs and intermediate frequency Fm.

Table 5: UPLL and POST Relationships to ACR

Fs	32.0	kHz	44.1	kHz	48.0	kHz	88.2	kHz	96.0	kHz	176.4	4 kHz	192.0) kHz
	UPLL	POST	UPLL	POST	UPLL	POST								
Fm = 128*Fs	72	24	48	12	48	12	24	6	24	6	12	4	12	4
Fm = 256*Fs	72	12	48	6	48	6	24	4	24	4	12	2	12	2
Fm = 384*Fs	72	8	48	4	48	4	24	2	24	2				
Fm = 512*Fs	72	6	48	4	48	4	24	2	24	2				

ACR PLL Lock Value Registers

Dev	Addr	Na	me	7 6 5 4 3 2 1 VAL RSVD0 WINDIV I							
0x68	0x13	LKWIN	_SVAL		RSVD0			WIN	IDIV		EXACT
0x68	0x14	LKTHF	RESH1				LKTF	HRESH[7:0]		
0x68	0x15	LKTHF	RESH2			A V	LKTH	RESH[15:8	3]		7
0x68	0x16	LKTHF	RESH3		RSV	DRW0			LKTHF	RESH[19:16]	
Bit	Lal	bel	R/W				Descript	ion			Default
4:1	WIN	DIV	R/W	When WIN_MODE is 0, the most recent count must be within prev_count +/- WINDIV of previous count for the stability counter to increment. When WIN_MODE is 1, the most recent count must be within \(\pmu \frac{prev_count}{2^{WINDIV}} \) of previous count for the stability counter to increment: 0b0000 = window is +/- (previous count) 0b0001 = window is +/- (previous count) / 2 0b0010 = window is +/- (previous count) / 4 0b0011 = window is +/- (previous count) / 8 through 127 0b0111 = window is +/- (previous count) / 128, and so on. Silicon Image recommends leaving both WIN_MODE and WINDIV at the default values. WIN_MODE is described in the ACR_CTRL3 register on page 43.							
0	EXA	ACT	R/W								1
19:0	LKTH	RESH	R/W	PLL lock stability threshold. Note: When the internal stability counter exceeds the value in LKTHRESH, the ACR PLL is locked and the ACRPLLUL bit in the INTR1 register is not set again after it is cleared by the firmware. Silicon Image recommends setting LKTHRESH to 0x00020.							0

ACR Hardware Extracted Fs Register

Dev	Addr	N	ame	7	6	5	4	3	2	1	0
0x68	0x17	PCI	LK_FS		RSVD0		FS_FEN		EXTRAC	CTED_FS	
Bit	Label		R/W]	Description				Default
4	FS_FEN		R/W	Fs filter e	nable:						1
				0 = Upda	te EXTRAC	CTED_FS v	vith any cha	nge from H	DMI strear	n	
							only if a new	value for I	s is repeate	ed on	
				three con	secutive fra	mes					
3:0	EXTRACTEL	D_FS	R	Hardware	e extracted s	ampling fro	equency (Fs).			0b0000
				This valu							
				are extrac	ckets						
				_	sent the Fs	rate:					
				0b0000 =	44.1 kHz	-0					
				0b1000 =	88.2 kHz	AK					7
				0b1100 =	176.4 kHz					(, -	
				0b0010 =	48 kHz				1		
				0b1010 =	96 kHz						
				0b1110 =	192 kHz	. ()				
				0b0011 = 32 kHz							
				0b0001 = Sample frequency not indicated							
				These bit	s show the s	ame value	as AUD_FS	in CHST4	(0x68:0x3	0[3:0]),	
				described	on page 50	. Values no	ot listed are	reserved.			
				described on page 50. Values not listed are reserved. The value for EXTRACTED_FS is written to the audio FIFO.							

ACR Control #3 Register

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x68	0x18	ACR_CTRL3	RSVDRW0	-	CTS_T	HRESH		MCLKLB	WIN_MODE	RSVDRW0
Bit	Label	R/W				Descri	iption			Default
6:3	CTS_THRES	SH R/W	Threshold for CTS change:							0b0001
			CTS must change by more than this value to update CTS_HVAL (0x68:0x0C–0E). The default is 1 so that any change in CTS is shown in CTS_HVAL.							-
2	MCLKLB	R/W	MCLK loopback:							1
			0 = Internal location 1 = Internal locatio	opback d	lisabled					
			1 = Internal loc	opback e	nabled					
			Important: Sil	icon Im	age reco	mmends	leaving	this bit at the	e default value.	
1	WIN_MOD	E R/W	Window detect	ion of P	LL unlo	cked stat	e:			0
			0 = Linear window mode							
		1	1 = Logarithmic window mode							
		<i>)</i> '	Silicon Image recommends leaving this bit at the default value.							

ACR Configuration Registers

Note: These two registers are at device address 0x60, unlike the other ACR registers.

Dev	Addr		Name	7	6	5	4	3	2	1	0
0x60	0x88	AC	R_CFG1				ACR_	CFG1			
0x60	0x89	AC	R_CFG2	_							
Bit	Label		R/W	Description							
7:0	ACR_CFG	1	R/W	ACR PLL Configuration Byte #1.							0x00
				This bit should be written to 0x88 after each hardware reset.							
7:0	ACR_CFG	2	R/W	V ACR PLL Configuration Byte #2.							0x00
				This bit should be written to 0x16 after each hardware reset.							



Audio Output Formatting Registers

Audio Output I²S Control Register #1

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x68	0x26	I2S_CTRL1	INV_EN	SCK	SIZE	MSB	WS	JUST	DIR	SHIFT1
Bit	Label	R/W			Desc	ription			Def	ault
7	INV_EN	R/W	Send inval	id data:						0
			0 = Send o	nly valid o	lata					
							o the limits s H fields extr			
6	SCK	R/W	Sample clo	ock edge:						1
			0 = Sample	e edge is ri	sing (positi	ive)				
			1 = Sample	e edge is fa						
			Note: This				,			
			sampled co			\cup				
			its input pi		ii, iig ut					
5	SIZE	R/W	Word Size	-	11	7				0
			0 = 32 bits		X		(\	
			1 = 16 bits							
4	MSB	R/W			Sign-Exten	ided:	X			0
			0 = Enable					_ ()		
	THG.	- D.W.	1 = Disabl				\mathcal{O}			0
3	WS	R/W	Word Sele	_		I NOV	,			0
			_		en Word Sel en Word Sel					
2	JUST	R/W	SD Justific		ir word se	iect is fild				0
2	3051	IO W	0 = Data is		ied	V . C				
			1 = Data is							
1	DIR	R/W	SD data di				0			
			0 = Most-S	Significant	Bit (MSB)	first				
			1 = Least-S	Significant	Bit (LSB)	first				
0	SHIFT1	R/W	WS to SD	Shift First	Bit:					0
					hilips Spec))				
			1 = No Sh	ift						

Audio Output I²S Control Register #2

Dev	Addr	1	Name	7	6	5	4	3	2	1		0
0x68	0x27	I2S	_CTRL2	SD3	SD2	SD1	SD0	MCLKEN	RSVD0	VUC	Р	PCM
Bit	Label		R/W			D	escription				Def	fault
7	SD3		R/W	SD3 Outpo	ut Control	I ² S cha	nnel outpu	control:				0
6	SD2		R/W	SD2 Outpo	ut Control	0 = Cha	annel disab	led (always o	utput LOW)	(not		0
5	SD1		R/W	SD1 Outpo	ut Control	tri-state	,					0
4	SD0		R/W	SD0 Output Control 1 = Channel enabled MCLK enable:								0
3	MCLKEN		R/W	MCLK enable:								0
				MCLK enable: 0 = Tri-state MCLKOUT								
				1 = Enable	MCLKOU	JT						
1	VUCP		R/W	Send VUC	P bits:							0
				0 = Send o	only 24 real	data bits t	hrough I ² S					
				1 = Send 2	28 bits of da	ata with VI	JCP bits					
				Note : VU0 60958 Spe		in the S/PI	OIF stream	Refer to deta	ails in the IE	C- /		
0	PCM		R/W	PCM only — 1 ² S data pass select:								1
				0 = Pass whatever data is in the S/PDIF packets								
									zed as PCM	data		
				1 = Pass only data from S/PDIF packets that are recognized as PCM data (when non-PCM data detected, send 0 data)								

Audio Output I²S Map Register

Dev	Addr	Name	7	6	5	4	3	2	1	0		
0x68	0x28	I2S_MAP	S	SD3	S	D2	S	D1		SD0		
Bit	Label	R/W			D	escription				Default		
7:6	SD3	R/W	SD3 N					I ² S FIFO st		0b11		
5:4	SD2	R/W	SD2 M	SD2 Map to be output on SD3, SD2, SD1, or SD0 output pin:								
3:2	SD1	R/W	SD1 M	SD1 Map 0b00 = Select stream #0								
1:0	SD0	R/W	SD0 M	SD0 Map $0b01 = Select stream #1$ 0b10 = Select stream #2								
			-									
					I = Select st							
					lefault, each 3:0] output.		mapped to t	he correspo	nding			
		KP.		0								

Audio Output Control Register

Dev	Addr	Name	7	RL LENOV RSVD MUTE_ PSERR PAERR I2S SPMODE SPE RW MODE MODE Default								
0x68	0x29	AUD_CTRL	LENOV			PSERR	PAERR		SPMODE	SPEN		
Bit	Label	R/W			Descrip	tion			Defau	ılt		
7	LENOV	R/W			_	le length fo	r the I ² S da	ıta:	0			
				from the HDI	•							
				from the AUI on page 51	OO_MUTE r	egister (0x6	58:0x32[7:4	4]),				
5	MUTE_MO	DE R/W		dware mute					0			
			_	•	when mute is							
					(soft mute) w) when AUD							
				(0x68:0x32	13_W10	6						
				t mute works								
				ed audio by c	nutes the							
4	PSERR	R/W	Pass S/PE	the selected		1						
4	PSEKK	K/W			F type of erro	rs: conceal	arrore by	roposting	1			
			last good	sample (see r	note below)	ns, concear	citois by i	epeating				
			_		, regardless o	f errors			7			
3	PAERR	R/W	Pass audio	/ /	,		-7		1			
					conceal by r		st sample		•			
					, regardless o	f errors	\sim (<u> </u>				
2	I2SMODE	E R/W	I ² S output		1-1(0)	D[3.0] CC	Z WC) (4 4	0			
			0 = All I stated)	s outputs are	grounded (S)	D[3:0], SCI	K, WS) (no	ot tri-				
				and WS togg	le; SD is on o	r off depen	ding on the	e value for				
				e I2S_CTRL								
1	SPMODE	R/W		utput groundi		0						
			0 = S/PDI	F output alw	ays produces input condition	valid bi-ph	ase mark e	ncoded				
					<i>input</i> conditi ero (grounde		ut is detect	ed				
0	SPEN	R/W		utput enable:	cro (grounded	<i>a)</i> 11 110 111p	ut 15 uctect	cu	0			
	DILIN	10,11			et as if no inp	ut accordin	g to SPMC	DDE) (not	0			
			tri-stated)				0 - 1- 11-1	, ,				
			1 = Enabled									

S/PDIF errors may come from parity errors (indicated by SPDIFERR in the INTR3 register) or from a mismatch in the VUC bits between left and right sub-frames. This register should be written to 0x15 after RESET to enable muting of I^2S on audio packet ECC errors.

Mute may be triggered by an AEC condition (described on page 36) or manually in register 0x68:0x32 and 0x68:0x37 (described on page 51 and 52, respectively).

Note: Channel status bits (registers 0x2A, 0x2B, 0x2C, 0x30, and 0x31) are extracted from the HDMI audio packets. The data in these registers is not accurate if audio is disabled by setting AUDM (0x68:0x37[1]) to 1 or MCLKEN (0x68:0x27[3]) to 0.

Audio Input Channel Status #1 Register

Dev	Addr	Na	ıme	7	6	5	4	3	2	1	0
0x68	0x2A	СН	ST1	MO	DE0	PRE	EEMPHA	ASIS	SW_COPYRIGHT	AUD_ SAMPLE	APP_T YPE
Bit	Labe	1	R/W				Descrip	tion		Defa	
7:6	MODE	E0	R	0b00 = Mode 0						0b0	0
5:3	PREEMPH	HASIS	R	0b000 = 2 audio channels without pre-emphasis 0b001 = 2 audio channels with 50/15-us pre-emphasis						0b00	00
					2 audio 2-60958-3						
2	SW_COPY	RIGHT	R	0 = Soft	ware for	which co	pyright is	s asserted	1	0	
				1 = Soft	ware for	which no	copyrigl	nt is asse	rted		
1	AUD_SAM	MPLE	R	0 = Audio sample word represents linear PCM samples						0	
				1 = Audio sample word used for other purposes							
0	APP_T\	/PE	R	0 = Consumer application						0	
				1 = Professional application							

Audio Input S/PDIF Channel Status #2 Register

Dev	Addr	N	ame	7	6	5	4	3	2	1	0
0x68	0x2B	CI	HST2)						
Bit	Label		R/W	Description						Defa	ault
7:0	CAT_CO	CAT_CODE R			Category code (corresponds to channel status bits 15:8).)

Audio Input S/PDIF Channel Status #3 Register

Dev	Addr	N	lame	7	6	5	4	3	2	1	0
0x68	0x2C	C	HST3	CHAN_NUM SOURCE_N					E_NUM		
Bit	Label	l	R/W	Description						D	efault
7:4	CHAN_N	IUM	R	Channel number (corresponds to channel status bits 23:20).						0	
3:0	SOURCE_	NUM	R	Source number (corresponds to channel status bits 19:16).							0

See page 50 for CHST4 and CHST5 bytes.

Audio Swap and Overwrite Register

Dev	Addr	Name									0
0x68	0x2E	SW_OW	SW3	SW2	SW1	SW0	RSVDRW	OW_B2	RSVDR	W	OW_CHEN
Bit	Label	R/W				Descri	ption				Default
7	SW3	R/W	Swap let	t/right on	I ² S Cha	nnel 3:					0
			0 = No s	wap							
			1 = Swa	p left and	right cha	annels on	I ² S Channel 3				
6	SW2	R/W	Swap let	t/right on	I ² S Cha	nnel 2:					0
			0 = No s	•							
			1 = Swap left and right channels on I ² S Channel 2								
5	SW1	R/W	Swap left/right on I ² S Channel 1:								0
			0 = No s	•							
							I ² S Channel 1				
4	SW0	R/W	Swap let	t/right on	I ² S Cha	nnel 0:					0
			0 = No s	•		U) (•. (
			1 = Swa	p left and	right cha	nnels on	I ² S Channel 0				
2	OW_B2	2 R/W				rite data:	>				0
			This bit value is used in the CHST1 register (0x68:0x2A), described						cribed		
			on page 48, when OW_CHEN [0] is set to 1. Channel status overwrite enable:						/		
0	OW_CHI	EN R/W					D) 1 CC	X \			0
				. //			B) have no effe				
						nd 15:8 a	re overwritten	with the val	ues in		
			OW_B2 and CHST2								

Audio CHST5 Overwrite Register

Dev	Addr	N	lame	7	6	5	4	3	2	1	0		
0x68	0x2F	OW_	CHST5	OW15	OW14	OW13	OW12	OW11	OW10	OW09	OW08		
Bit	Label		R/W			De	escription				Default		
7:0	OW_CHS	ST5	R/W	Channel s	tatus byte 5	overwrite.					0x00		
				When OW	CHEN is	set to 1 in	register 0x2	E, this bit i	s substitute	d for			
							o packets. I	Bit OW15	corresponds	to			
				channel st	channel status bit 15, and so on.								
	<	><		7 ×	2								

Audio Input S/PDIF Channel Status #4 Register

Dev	Addr	N	ame	7	6	5	4	3	2	1	0
0x68	0x30	CF	HST4	RSV	VD0	AUD_A	ACCUR		AUD	_FS	
Bit	Label		R/W			Descr	ription			Def	ault
5:4	AUD_AC	CUR	R	Clock acc	uracy (corre	esponds to	channel stat	us bits 29:	28).	()
							ng frequenc Refer to IE				
3:0	AUD_F	S	R	Sampling frequency (channel status bits 27:24). Represents the Fs rate:							000
				0b0000 = 44.1 kHz							
				0b0001 =	Not Indicat						
				0b0010 =	48 kHz						
				0b0011 =	32 kHz	0	1				
				0b1000 =	88.2 kHz	A					
				0b1010 =	96 kHz	\bigcirc				(1	
				0b1100 =	176.4 kHz						
				0b1110 =	192 kHz	$^{\prime}$. $^{\prime}$					
				These bits show the same value as EXTRACTED_FS in register 0x68:0x17[3:0], described on page 43. Values not listed are							
					/[3:0], desc	ribed on pa	ige 43. Valu	es not liste	ed are		
					for EVTD	ACTED ES	lie written t	o the audic	EIEO	4	
			4	0b1000 = 0b1010 = 0b1100 = 0b1110 = 0b1110 = These bits 0x68:0x17 reserved. The value	88.2 kHz 96 kHz 176.4 kHz 192 kHz show the s 7[3:0], desc for EXTRA	ribed on pa		es not liste to the audio	ed are	5	

Audio Input S/PDIF Channel Status #5 Register

Dev	Addr	N	lame	7	6	5	4	3	2	1	0
0x68	0x31	Cl	HST5		RS	VD0		Al	UD_LENGT	TH	AUD_MX
Bit	Label		R/W			Desci	ription			De	fault
3:1	AUD_LEN	GTH	R	Audio len	gth (chann	el status bit	ts 35:33):			01	0000
				AUD_M2	K=0		AUD_M	X=1			
								24 (Max)			
				0b001 = 1	6 bits		0b001 = 20 bits				
				0b010 = 18 bits			0b010 = 22 bits				
				0b100 = 1	9 bits		0b100 = 1	0b100 = 23 bits			
				0b101 = 2	20 bits		0b101 = 1	24 bits			
				0b110 = 17 bits $0b110 = 21 bits$							
0	AUD_M	IX	R	Audio length max (channel status bit 32):					•		0
					0 = Maximum sample word length is 20 bits						
				1 = Maximum sample word length is 24 bits							

The audio length extracted from the HDMI audio packets may be overridden with the value in register AUDO_MUTE (0x68:0x32), described on page 51, when the LENOV bit is set in register AUD_CTRL (0x68:0x29), described on page 47.

Audio Output Channel Mute Register

Dev	Addr	N	lame	7	6	5	4	3	2	1	0
0x68	0x32	AUDO	D_MUTE	I	LEN_OV	'ERRIDI	E	CH3_MU	CH2_MU	CH1_MU	CH0_MU
Bit	Label	l	R/W				De	escription			Default
7:4	LEN_OVER	RRIDE	R/W	Audio	sample le	ength ov	erride.				0b0000
									egister (descril		
				page 47), the LEN_OVERRIDE value is used to set the sample length for 12S output instead of the length extracted from audio sample							
				for I'S output instead of the length extracted from audio sample (channel status bits [35:33], reflected in CHST5).							
3	CH3_M	ш	R/W	Channel 3 mute:							0
	CH3_W		10 11	Channel 3 mute: 0 = Unmute							O
				1 = Mu							
2	CH2_M	IU	R/W	Channe	el 2 mute):		4			0
				0 = Un	mute			/			
				1 = Mu	ite						
1	CH1_M	IU	R/W	Channe	el 1 mute	::				10	0
				0 = Unmute							
				1 = Mute							
0	CH0_M	U	R/W							· \	0
				0 = Unmute						1-1	
				1 = Mute							

Unmute unused I²S output channels by setting the bits in the AUDO_MUTE register.

The relationship between SIZE in the I2S_CTRL1 register (0x68:0x26) and LEN_OVERRIDE in the AUDO_MUTE register is as follows:

- SIZE=16 (for 16-bit input DACs):
- I²S output contains 16 SCK each half WS period.
- Use high-order 16 bits of audio sample data from the HDMI packet.
- LENOV in the AUD_CTRL register (0x68:0x29) and LEN_OVERRIDE in the AUD_CTRL register are ignored.
- SIZE=32 & LENOV=0:
- I²S output contains 32 SCK each half WS period.
- Use all 32 bits of audio sample data from the HDMI packet.
- LEN_OVERRIDE is ignored.
- SIZE=32 & LENOV=1:
- I²S output contains 32 SCK each half WS period.
- Use from 16 to 24 high-order bits of audio sample data from the HDMI packet depending on LEN OVERRIDE.

Note: WS is Word Select, as defined in the *Phillips Semiconductor* I^2S *Bus* Specification.

HDMI Control and Status Registers

HDMI Status Register

Dev	Addr	N	ame	7	6	5	4	3	2	1	0
0x68	0x34	HDM	I_STAT		RS	VD0		HDMI_LO	MUTE_STAT	MODE_EN	HDMI_DET
Bit	Label		R/W					Description			Default
3	HDMI_L	О	R	HDMI	audio	packet l	ayout i	ndicator:			0
				0 = La	0 = Layout 0 (2 channels)						
				1 = La	1 = Layout 1 (up to 8 channels)						
2	MUTE_ST	AT	R	AV m	ite stat	us.					0
1	MODE_E	N	R	HDMI	mode	enabled	:				0
				0 = Di	sabled						
				1 = Enabled							
				This b	it is use	ed to de	termine	if incoming dat	a is HDMI or D	VI.	
0	HDMI_DI	ET	R	HDMI mode detected.						0	

HDMI Mute Register

Dev	Addr	Name	7	6	5	4	3	2	1	0	
0x68	0x37	HDMI_MU E	JT		RSVD0			MUTE_POL	AUDM	VIDM	
D:4	Labal		K 7			Danasia	4			D.f14	
Bit	Label	R/V				Descript	uon			Default	
2	MUTE_PC	DL R/V	V MUTE_0	OUT polar	rity:					0	
			0 = Posit	0 = Positive							
			1 = Nega	l = Negative							
			Note: AU	Note: AUTO_SWRST resets the AAC block and may cause							
			MUTE_0	OUT not t	o be assert	ed.					
1	AUDM	R/V	V Audio m	ute (repea	t last good	sample):				0	
			0 = Send	normal au	udio data						
			1 = Initia	te mute or	r un-mute	process					
0	VIDM	R/V	V Video m	Video mute (send blanking value to output):							
			0 = Send	normal v	ideo data						
			1 = Send	values fro	om VID_B	LANK1, V	VID_BLA	NK2, and			
			VID_BL	VID_BLANK3 (described on page 23)							

HDMI FIFO Read/Write Pointer Difference Register

This register is provided for diagnostic use only and is not supported for general use.

Dev	Addr	Name	7	6	5	4	3	2	1	0	
0x68	0x39	FIFO_PTR DIFF	RSVD0 FIFO_PTRDIFF Description Defau								
Bit	Label	R/W		Description							
6:0	FIFO_PTRD	OIFF R/W	HDMI FIF	I FIFO Read/Write pointer difference. 0x00							

System Power Down Registers

Power Down Total Register

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x68	0x3C	PD_TOT				RSVDRW)			PDTOT#
Bit	Label	R/W			Default					
0	PDTOT#	R/W	Power do		1					
			0 = Power TMDS co 1 = Norm	both						

System Power Down #2 Register

Dev	Addr	N	ame	7	6	5	4	3	2	1	0		
0x68	0x3E	PD.	_SYS2	PD_ PCLK#	PD_ MCLK#	RSVDR0	PD_ TERM#	PD_QO#	PD_ QE#	PD_ VHDE#	PD_ ODCK#		
Bit	Lab	el	R/W			I	Description				Default		
7	PD_PC	CLK#	R/W	Power dow	n pixel clock	tree.					1		
6	PD_M0	CLK#	R/W	Power dow	n MCLK clo	ock tree.			0 = Power d	lown	1		
4	PD_TE	ERM#	R/W	Power dow	n TMDS por	rt termination	1.	<	1 = Enable		1		
				The 50Ω te	rmination fo	r the TMDS	core is disco	nnected.					
3	PD_(QO#	R/W	Tri-State Q	ri-State QO[23:0]. This bit defaults to 0 after reset to support 24-bit output								
				This bit def	his bit defaults to 0 after reset to support 24-bit output								
					ode. Set to 1 to support 48-bit output mode.								
			• (This signal	his signal is also powered down with PD_VO.								
2	PD_0	QE#	R/W	Tri-State Q	ri-State QE[23:0].								
				This signal	ri-State QE[23:0]. his signal is also powered down with PD_VO.								
1	PD_VI	IDE#	R/W	Tri-State V	SYNC, HSY	NC, and DE					1		
				This signal	is also powe	ered down wi	th PD_VO.						
0	PD_OI	OCK#	R/W	Tri-State O	DCK			7			1		
				This signal	is also powe	red down wi	th PD_VO.						
		<	2<	R	Y.C.								

System Power Down Register

Dev	Addr	N	ame	7	6	5	4	3	2	1	0
0x68	0x3F	PD	_SYS	PD_ AO#	PD_VO#	PD_	RSVDR0	PD_	PD_	PD_	PD_
						APLL#		12CH#	FULL#	OSC#	XTAL#
Bit	Lab	el	R/W]	Description				Default
7	PD_A	4O#	R/W	Tri-state au	dio output.						1
				This bit tri-	states the SD	[3:0], WS, S	SCK, and S/P	DIF	0 = Power	down	
				outputs.				1 = Enable			
6	PD_V	'O#	R/W	Tri-state vio	deo output.					1	
				This bit tri-	states the OI	OCK, DE, H	NC,				
				QE[23:0], a	nd QO[23:0] outputs.					
5	PD_AF	PLL#	R/W	Power down	n audio PLL						1
3	PD_12	CH#	R/W	Power down	n TMDS cor	e — CKDT	remains enab	led.			1
				This bit pov	wers down th	e TMDS co	re, except for	the CKDT			7
				circuitry use	ed to detect i	new active in	put clock.				
2	PD_FU	JLL#	R/W	Power down	n TMDS cor	e fully — Cl	led.			1	
				This bit pov	wers down th	e selected T	mpletely				
				for the lowe	est power in	that core.					
1	PD_O	SC#	R/W	Power down	n internal os	cillator.				1	
0	PD_XT	`AL#	R/W	Power dow	n crystal inp	ut and audio	PLL.	1			1

The values of other registers are not affected by assertion of these power-down bits or the general PD# bit (see page 11).

Packet Registers

Refer to the HDMI and CEA-861B specifications for more details on these register fields.

HDMI Packet Types for packets carrying InfoFrames have the most-significant bit of the InfoFrame TYPE field set to 1. The lower 7 bits indicate the InfoFrame Type as defined by CEA-861B. Therefore, the PACKET_TYPE field should be calculated as 0x080 + CEA-861B InfoFrame Type. Refer to the HDMI Specification for more information.

HDMI includes a checksum byte in each InfoFrame. This byte is not included in the EIA/CEA-861B definitions of InfoFrames. The added checksum byte increases the size of the InfoFrame by one, but does not affect the xxx_LEN value listed in CEA-861B, which indicates the number of actual data bytes in the InfoFrame.

The SiI9013 HDMI receiver automatically detects and stores the InfoFrames and packets defined in the HDMI Specification. InfoFrames or packets that do not match any TYPE in the HDMI Specification or with values other than those set in the Packet Type Decode registers (0x60:0xBF, 0x7F, and 0xFF) are stored in the Unrecognized Packet registers. A bit in the INTR3 register (see page 28) is set whenever a new InfoFrame or packet is detected or whenever an InfoFrame or packet is stored in the Unrecognized Packet buffer.

Note: The NEW_GCP bit is set on every arriving General Control Packet, regardless of whether the content of the General Control Packet has changed.

The version and length fields for each InfoFrame should be ignored by the HDMI Sink. Future enhancements to the HDMI standard may change version or length, or both for any of these InfoFrames. Fields defined in HDMI 1.0 can be parsed from future versions using the same parsing algorithms so that, regardless of the version or length values, the fields can be found correctly.

AVI InfoFrame Registers

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x68	0x40	AVI_TYPE				AVI_H	DR[7:0]			
0x68	0x41	AVI_VERS				AVI_HI	DR[15:8]		
0x68	0x42	AVI_LEN				AVI_HD	DR[23:16	6]		
0x68	0x43	AVI_CHSUM				AVI_	DATA			
0x68	0x44	AVI_DBYTE1								
0x68	0x45	AVI_DBYTE2								
0x68	0x46	AVI_DBYTE3								
0x68	0x47	AVI_DBYTE4								
0x68	0x48	AVI_DBYTE5								
0x68	0x49	AVI_DBYTE6								
0x68	0x4A	AVI_DBYTE7			. (/)	1				
0x68	0x4B	AVI_DBYTE8								
0x68	0x4C	AVI_DBYTE9			()			•		
0x68	0x4D	AVI_DBYTE10		_'()						
0x68	0x4E	AVI_DBYTE11				>			· ·	
0x68	0x4F	AVI_DBYTE12	. (
0x68	0x50	AVI_DBYTE13					5			
0x68	0x51	AVI_DBYTE14					X			
0x68	0x52	AVI_DBYTE15								
Bit	Label	R/W		D	escription			Default		Expected
7:0	AVI_TYPI	E R	AVI InfoFrame Packet Type Code. 0x00 0x82							
7:0	AVI_VERS	S R	AVI Info	Frame Pac	ket Version	Code.		0x00		0x02
7:0	AVI_LEN	R	AVI Info	Frame Pac	ket Length.		71	0x00		0x0D
7:0	AVI_CHSU	M R	AVI Info	Frame Pac	ket Checksu	ım.		0x00		
	AVI_DATA	A R	AVI Info	Frame Pac	ket Data By	rtes.		0		

The HDMI Specification defines AVI_TYPE to be 0x82 and the AVI_VERS to be 0x02. Other values are from HDMI Table 8-1. Data bytes 14 and 15 are available in the HDMI receiver, but are not specified in the CEA-861B definition of the AVI InfoFrame. The AVI_LEN field indicates the CEA-861B data payload length of 13 bytes (0x0D). The checksum value must be calculated by firmware and written into AVI_CHSUM.

ENTOR

SPD InfoFrame Registers

Refer to the CEA-861B Specification for more details on these register fields.

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x68	0x60	SPD_TYPE				SPD_H	IDR[7:0]			
0x68	0x61	SPD_VERS				SPD_H	DR[15:8]			
0x68	0x62	SPD_LEN				SPD_HI	DR[23:16]			
0x68	0x63	SPD_CHSUM				SPD_HE	DR[31:24]			
0x68	0x64	SPD_DBYTE1				SPD_	DATA			
0x68	0x65	SPD_DBYTE2								
0x68	0x66	SPD_DBYTE3								
0x68	0x67	SPD_DBYTE4								
0x68	0x68	SPD_DBYTE5			0					
0x68	0x69	SPD_DBYTE6			AU)
0x68	0x6A	SPD_DBYTE7		((.	
0x68	0x6B	SPD_DBYTE8						1		
0x68	0x6C	SPD_DBYTE9		~'0'						
0x68	0x6D	SPD_DBYTE10			10	7			•	
0x68	0x6E	SPD_DBYTE11	11	`			(1	
0x68	0x6F	SPD_DBYTE12							-	
0x68	0x70	SPD_DBYTE13					X			
0x68	0x71	SPD_DBYTE14							,	
0x68	0x72	SPD_DBYTE15) (
0x68	0x73	SPD_DBYTE16	\cdot	_ <						
0x68	0x74	SPD_DBYTE17								
0x68	0x75	SPD_DBYTE18								
0x68	0x76	SPD_DBYTE19				· . C				
0x68	0x77	SPD_DBYTE20								
0x68		SPD_DBYTE21								
0x68	0x79	SPD_DBYTE22	-							
0x68	0x7A	SPD_DBYTE23		>						
0x68	0x7B	SPD_DBYTE24								
0x68	0x7C	SPD_DBYTE25								
0x68	0x7D	SPD_DBYTE26			▼					
0x68	0x7E	SPD_DBYTE27								
Bit	Label	R/W		De	escription			Default	E	xpected
7:0	SPD_TYPE	R	SPD Info	Frame Typ	e Code.			0x00		0x83
7:0	SPD_VERS	R	SPD Info	Frame Ver	sion Code.			0x00		0x01
7:0	SPD_LEN	R	SPD Info	Frame Len	gth.			0x00		0x19
7:0	SPD_CHSUM	I R	SPD Info	Frame Che	cksum.			0x00		
	SPD_DATA	R	SPD Info	Frame Data	a Bytes.			0		

The HDMI Specification defines SPD_TYPE to be 0x83 and the SPD_VERS to be 0x01. Other values are from CEA-861B Table 16. Data bytes 26 and 27 are available in the SiI9013 HDMI receiver, but are not specified in the CEA-861B definition of the SPD InfoFrame. The SPD_LEN field indicates the CEA-861B data payload length of 25 bytes (0x19). The checksum value must be calculated by firmware and written into SPD_CHSUM.

Note: You can repurpose the SPD InfoFrame registers by programming a different value into the SPD_DEC register (0x68:0x7F). It is common to alternate between SPD InfoFrames and ACP or ISRC1/2 packets. Refer to the HDMI Specification for details on ACP and ISRC1/2 packets.

Audio InfoFrame Registers

Refer to the HDMI Specification for more details on these register fields.

Note: The definitions of the Audio InfoFrame are not identical in the CEA-861B and HDMI specifications. The information shown on this page is for HDMI 1.0, which modifies the Type Code (AUDIO_TYPE) to be 0x84 instead of the CEA-861B 0x04, and inserts a checksum byte (AUDIO_CHSUM) between the length and the data bytes. There is no checksum byte in the CEA-861B version. Also, the checksum byte is not included in the length value, so the overall payload is 11 bytes, of which 10 are data (0x84 through 0x8D).

Dev	Addr		Name	7	6	5	4	3	2	1	0
0x68	0x80	AU	DIO_TYPE				AUDIO	_HDR[7	7:0]		
0x68	0x81	AUI	DIO_VERS				AUDIO_	HDR[1	5:8]		
0x68	0x82	AU	DIO_LEN				AUDIO_I	HDR[23	3:16]		
0x68	0x83	AUD	IO_CHSUM				AUDIO_I	HDR[31	1:24]		
0x68	0x84	AUD	IO_DBYTE1			01	AUDIO	O_DAT	Α		
0x68	0x85	AUD	IO_DBYTE2								7
0x68	0x86	AUD	IO_DBYTE3							(1	
0x68	0x87	AUD	IO_DBYTE4								
0x68	0x88	AUD	IO_DBYTE5								
0x68	0x89	AUD	IO_DBYTE6								
0x68	0x8A	AUD	IO_DBYTE7		, X						
0x68	0x8B	AUD	IO_DBYTE8					(4	
0x68	0x8C	AUD	IO_DBYTE9		-// '						
0x68	0x8D	AUDI	O_DBYTE10		/1					·	
Bit	Label		R/W		De	scription			Default	I	Expected
7:0	AUDIO_TY	PE	R	Audio In	foFrame T	ype Code.	O		0x00		0x84
7:0	AUDIO_VE	ERS	R	Audio InfoFrame Version Code. 0x00 0x01						0x01	
7:0	AUDIO_LI	EN	R	Audio Int	foFrame L	ength.			0x00		0x0A
7:0	AUDIO_CHS	SUM	R	Audio In	foFrame C	hecksum.	. 6		0x00		
	AUDIO_DA	TA	R	Audio InfoFrame Data Bytes. 0							

The HDMI Specification defines AUD_TYPE to be 0x84 and AUD_VERS to be 0x01. Other values are from HDMI Table 8-4. The checksum value must be calculated by the firmware and written into AUDIO_CHSUM.

MPEG InfoFrame Registers

Refer to the CEA-861B Specification and the HDMI Specification for more details on these register fields.

Dev	Addr		Name	7	6	5	4	3	2	1	0
0x68	0xA0	MP	EG_TYPE				MPEG_	HDR[7:0]			
0x68	0xA1	MP	EG_VERS				MPEG_F	IDR[15:8]			
0x68	0xA2	Ml	PEG_LEN				MPEG_H	DR[23:16]			
0x68	0xA3	MPE	EG_CHSUM				MPEG_H	IDR[31:24]			
0x68	0xA4	MPE	G_DBYTE1				MPEG	_DATA			
0x68	0xA5	MPE	G_DBYTE2								
0x68	0xA6	MPE	G_DBYTE3								
0x68	0xA7	MPE	G_DBYTE4								
0x68	0xA8	MPE	G_DBYTE5			0.					
0x68	0xA9	MPE	G_DBYTE6								7
0x68	0xAA	MPE	G_DBYTE7		(6:	
0x68	0xAB	MPE	G_DBYTE8			シヽ			*		
0x68	0xAC	MPE	G_DBYTE9		~'0'						
0x68	0xAD	MPE	G_DBYTE10			'\'U'			-1,		
0x68	0xAE	MPE	G_DBYTE11	11	, X			(
0x68	0xAF	MPE	G_DBYTE12							-1	
0x68	0xB0	MPE	G_DBYTE13					X			
0x68	0xB1	MPE	G_DBYTE14	-							
0x68	0xB2	MPE	G_DBYTE15	-							
0x68	0xB3	MPE	G_DBYTE16								
0x68	0xB4	MPE	G_DBYTE17			'/'					
0x68	0xB5	MPE	G_DBYTE18	\ X							
0x68	0xB6	MPE	G_DBYTE19				. C				
0x68	0xB7	MPE	G_DBYTE20					/			
0x68	0xB8	MPE	G_DBYTE21								
0x68	0xB9	MPE	G_DBYTE22								
0x68	0xBA	MPE	G_DBYTE23		>						
0x68	0xBB	MPE	G_DBYTE24			^					
0x68	0xBC	MPE	G_DBYTE25								
0x68	0xBD	MPE	G_DBYTE26			~					
0x68	0xBE	MPE	G_DBYTE27	E27							
Bit	Label		R/W		De	scription			Default	E	xpected
7:0	MPEG_TY		R		nfoFrame T	• •			0x00		0x85
7:0	MPEG_VE		R	*	nfoFrame V		de.		0x00		0x01
7:0	MPEG_LE		R		nfoFrame L				0x00		0x0A
7:0	MPEG_CHS		R		foFrame C				0x00		
	MPEG_DA	TA	R	MPEG InfoFrame Data Bytes. 0							

The HDMI Specification defines MPEG_TYPE to be 0x85 and MPEG_VERS to be 0x01. Other values are from CEA-861B Table 25. The checksum value must be calculated by the firmware and written into MPEG_CHSUM.

Note: You can repurpose the MPEG InfoFrame registers by programming a different value into the MPEG_DEC register (0x68:0xBF). It is common to alternate between MPEG InfoFrames and ACP or ISR1/2 packets. Refer to the HDMI Specification for details on ACP and ISR1/2 packets.

Audio Control Packet Registers

Refer to the HDMI Specification for more details on these register fields.

Dev	Addr		Name	7	6	5	4	3	2	1	0
0x68	0xE0	A	CP_HB0				ACP_F	IDR[7:0]			
0x68	0xE1	A	.CP_HB1				ACP_H	DR[15:8]			
0x68	0xE2	A	CP_HB2				ACP_HI	DR[23:16]			
0x68	0xE3	ACI	P_DBYTE0				ACP_	_DATA			
0x68	0xE4	ACI	P_DBYTE1								
0x68	0xE5	ACI	P_DBYTE2								
0x68	0xE6	ACI	P_DBYTE3								
0x68	0xE7	ACI	P_DBYTE4								
0x68	0xE8	ACI	P_DBYTE5			0.					
0x68	0xE9	ACI	P_DBYTE6								
0x68	0xEA	ACI	P_DBYTE7							()	
0x68	0xEB	ACI	P_DBYTE8			クト			*		
0x68	0xEC	ACI	P_DBYTE9		~'0'						
0x68	0xED	ACP	_DBYTE10			'\'U'					
0x68	0xEE	ACP	_DBYTE11	11	, X			(
0x68	0xEF	ACP	_DBYTE12					(-1	
0x68	0xF0	ACP	_DBYTE13		-1			X			
0x68	0xF1	ACP	_DBYTE14	` (71						
0x68	0xF2	ACP	_DBYTE15								
0x68	0xF3	ACP	_DBYTE16								
0x68	0xF4	ACP	_DBYTE17								
0x68	0xF5	ACP	_DBYTE18	\ \ \ \							
0x68	0xF6	ACP	DBYTE19				. C				
0x68	0xF7	ACP	P_DBYTE20								
0x68	0xF8		P_DBYTE21								
0x68	0xF9		DBYTE22								
0x68	0xFA		_DBYTE23		>						
0x68	0xFB		_DBYTE24								
0x68	0xFC		DBYTE25	7							
0x68	0xFD		_DBYTE26			·					
0x68	0xFE	ACP	_DBYTE27					т			
Bit	Label		R/W			scription			Default	Ex	pected
7:0	ACP_HB	0	R	ACP Pac	ket Header	Byte 0.			0x00	(0x04
7:0	ACP_HB	1	R	ACP Pac	ket Header	Byte 1.			0x00		
7:0	ACP_HB		R	ACP Pac	ket Header	Byte 2.			0x00		
	ACP_DAT	Ϋ́A	R	ACP Pac	ket Data B	ytes.			0		

Note: You can repurpose the ACP packet registers by programming a different value into the ACP_DEC register (0x68:0x0FF). It is common to use the ACP registers for ISRC1/2 packets. Refer to the HDMI Specification for details on ACP and ISR1/2 packets.

Unrecognized Packet Registers

Dev	Addr	Name	7	6	5	4	3	2	1	0
0x68	0xC0	UNR_DBYTE1							•	
0x68	0xC1	UNR_DBYTE2								
0x68	0xC2	UNR_DBYTE3								
0x68	0xC3	UNR_DBYTE4								
0x68	0xC4	UNR_DBYTE5								
0x68	0xC5	UNR_DBYTE6								
0x68	0xC6	UNR_DBYTE7								
0x68	0xC7	UNR_DBYTE8								
0x68	0xC8	UNR_DBYTE9								
0x68	0xC9	UNR_DBYTE10								
0x68	0xCA	UNR_DBYTE11								
0x68	0xCB	UNR_DBYTE12							رسر	/
0x68	0xCC	UNR_DBYTE13			クト			• (
0x68	0xCD	UNR_DBYTE14								
0x68	0xCE	UNR_DBYTE15							*	
0x68	0xCF	UNR_DBYTE16		· V		UNR_	DATA			
0x68	0xD0	UNR_DBYTE17			J T			ノ、、		
0x68	0xD1	UNR_DBYTE18					\times			
0x68	0xD2	UNR_DBYTE19								
0x68	0xD3	UNR_DBYTE20	XV				1			
0x68	0xD4	UNR_DBYTE21	()			01)		
0x68	0xD5	UNR_DBYTE22								
0x68	0xD6	UNR_DBYTE23				•	71			
0x68	0xD7	UNR_DBYTE24								
0x68	0xD8	UNR_DBYTE25				19				
0x68	0xD9	UNR_DBYTE26			3					
0x68	0xDA	UNR_DBYTE27								
0x68	0xDB	UNR_DBYTE28								
0x68	0xDC	UNR_DBYTE29	NY		>					
0x68	0xDD	UNR_DBYTE30								
0x68	0xDE	UNR_DBYTE31	7	1						
Bit	Label	R/W			Des	cription			I	Default
	UNR_DATA	A R	Unrecogn	ized Packe	t Data Byt	es.				0

The SiI9013 HDMI receiver recognizes the following InfoFrame and packet types:

0x01	Audio Clo	ck Regeneration	on (N/CTS)	Packet
------	-----------	-----------------	------------	--------

0x02 Audio Sample Packet

0x03 General Control Packet

0x82 AVI InfoFrame

0x83 Source Product Descriptor InfoFrame

0x84 Audio InfoFrame

0x85 MPEG Source InfoFrame

0x04 Audio Content Protection (ACP) Packet

0x05 ISRC1 Packet 0x06 ISRC2 Packet All InfoFrames and packets received with types not listed above or with values other than those set in the Packet Type Decode registers (0x60:0xBF, 0x7F, and 0xFF) are stored in the Unrecognized Packet registers. If the content differs from the previous unrecognized packet, the interrupt bit NEW_UNR in the INTR3 register (0x60:0x73[4]) is set (see page 28).

General Control Packet Register

Refer to the HDMI Specification for more details on the use of the General Control Packet for muting audio and video. HDMI does not allow the SET AVMUTE and CLR AVMUTE bits to have the same value at the same time.

Dev	Addr		Name	7	6	5	4	3	2	1	0
0x68	0xDF	G	CP_DBYTE1		RSVD0		CLR_AV MUTE		RSVD0		SET_AV MUTE
Bit	Label		R/W	Desc		cription			D	efault	
4	CLR_AVMU	MUTE R		Clear the AVMUTE flag. Unmutes both audio and video.				0			
	SET_AVMUTE R		Set the AVMUTE flag. Mutes both audio and video.				^				

The HDMI receiver reacts automatically on receipt of a General Control Packet to mute or enable the output audio stream. The mute state can also be controlled by the SiI9013 HDMI receiver's firmware with register 0x68:0x32, described on page 51.

Packet Type Decode Registers

	J I	e registers								_
Dev	Addr	Name	7	6	5	4	3	2	1	0
0x68	0xBF	MPEG_DEC		Decode V	alue used f	or Loading	this InfoF	rame (defaul	t MPEG)
0x68	0x7F	SPD_DEC		Decode '	Value used	for Loadin	g this Infol	Frame (defau	ılt SPD)	
0x68	0xFF	ACP_DEC		Decode	Value use	d for Load	ing this Pac	cket (default	ACP)	
Bit	Label	R/W		Description De					Default	
7:0	MPEG_DEC	R/W	MPEG In:	foFrame de	code.		0.			0x85
	9		Registers When set	0xAE-0xB	E are unmor value, on	odified. y an InfoF	rame receiv	0xA0-0xAD wed with that		
7:0	SPD_DEC	R/W	SPD Infol	SPD InfoFrame decode. 0x83				0x83		
			When set to 0x83, the SPD InfoFrame is stored in 0x60–0x7E. When set to any other value, only an InfoFrame received with that value as its first byte is stored in 0x60–0x7E.							
7:0	ACP_DEC	R/W	ACP Packet decode. 0x0-					0x04		
			When set	to 0x04, the to any othe te is stored	r value, on	y a packet		OxFE. ith that valu	e as	

Appendix: Differences between SiI9013 and SiI9031

Table 6. Differences Between SiI9013 and SiI9031

Feature	Register	Change from SiI9031	Page
Device ID	0x74:0xFB	Changed value.	3
	0x60:0x02-0x03	Changed value.	8
Reset	0x60:0x05	Added manual reset bit for AAC.	9
System Status	0x60:0x06	Limited to one 5V status bit for one port.	10
SYS_CTRL1	0x60:0x08	Added PIXS to select 24-bit and 48-bit output modes.	11
DDC Delay	0x60:0x09	Added select to insert 300ns delay in SDA line.	12
Video Control	0x60:0x48	Removed ICS, CHA, and CVS bits formerly for DAC.	
Video Mode #2	0x60:0x49	Removed PED_EN and DACRGB bits formerly for DAC.	21
Video Mode #1	0x60:0x4A	Removed INCSYNC bit formerly for DAC.	21
Auto Output Format	0x60:0x5F	Reduced choices for AOF to just digital modes.	24
Auto Exception	0x60:0xB6	Removed "clock switch" AEC07 bit.	36
System Power Down	0x68:0x3E-0x3F	Removed power-down bits related to second input port.	53

References

Standards Documents

Table 7 lists the standards abbreviations used in this document. Contact the responsible standards groups listed in Table 8 for more information on these specifications.

Table 7. Referenced Documents

Abbreviation	Specification			
HDMI CTS	HDMI Compliance Test Specification, Revision 1.1. HDMI Consortium; June 2004.			
HDCP 1.1	High-bandwidth Digital Content Protection, Revision 1.1, Digital-Content Protection, LLC; June 2003.			
DVI	Digital Visual Interface, Revision 1.0, Digital Display Working Group; April 1999.			
E-EDID	Enhanced Extended Display Identification Data Standard, Release A Revision 1, Video Electronics Standards Association (VESA); February 2000.			
CEA861B	A DTV Profile For Uncompressed High Speed Digital Interfaces, EIA/CEA; May 2002.			
EDDC	Enhanced Display Data Channel Standard, Version 1, VESA; September 1999.			

Table 8. Standards Groups Contact Information

Standards Group	Web URL	e-mail	Phone
ANSI/EIA/CEA	http://global.ihs.com	global@ihs.com	800-854-7179
VESA	http://www.vesa.org	-01	408-957-9270
HDCP	http://www.digital-cp.com	info@digital-cp.com	
DVI	http://www.ddwg.org	ddwg.if@intel.com	\vdash
HDMI	http://www.hdmi.org	admin@hdmi.org	

Silicon Image Documents

Table 9 lists the documents available from your Silicon Image sales representative.

Table 9. Silicon Image Documents

Document	Document Name
SiI-AN-0118	SiI9011/9021/9031 HDMI PanelLink Receivers Application Note
SiI-AN-0111	SiI9031 - 9030 HDMI PanelLink Repeater Application Note

Disclaimers

These materials are provided on an "AS IS" basis. Silicon Image, Inc. and its affiliates disclaim all representations and warranties (express, implied, statutory or otherwise), including but not limited to: (i) all implied warranties of merchantability, fitness for a particular purpose, and/or non-infringement of third party rights; (ii) all warranties arising out of course-of-dealing, usage, and/or trade; and (iii) all warranties that the information or results provided in, or that may be obtained from use of, the materials are accurate, reliable, complete, up-to-date, or produce specific outcomes. Silicon Image, Inc. and its affiliates assume no liability or responsibility for any errors or omissions in these materials, makes no commitment or warranty to correct any such errors or omissions or update or keep current the information contained in these materials, and expressly disclaims all direct, indirect, special, incidental, consequential, reliance and punitive damages, including WITHOUT LIMITATION any loss of profits arising out of your access to, use or interpretation of, or actions taken or not taken based on the content of these materials.

Silicon Image, Inc. and its affiliates reserve the right, without notice, to periodically modify the information in these materials, and to add to, delete, and/or change any of this information.

Notwithstanding the foregoing, these materials shall not, in the absence of authorization under U.S. and local law and regulations, as required, be used by or exported or re-exported to (i) any U.S. sanctioned or embargoed country, or to nationals or residents of such countries; or (ii) any person, entity, organization or other party identified on the U.S. Department of Commerce's Denied Persons or Entity List, the U.S. Department of Treasury's Specially Designated Nationals or Blocked Persons List, or the Department of State's Debarred Parties List, as published and revised from time to time; (iii) any party engaged in nuclear, chemical/biological weapons or missile proliferation activities; or (iv) any party for use in the design, development, or production of rocket systems or unmanned air vehicles.

Products and Services

The products and services described in these materials, and any other information, services, designs, know-how and/or products provided by Silicon Image, Inc. and/or its affiliates are provided on as "AS IS" basis, except to the extent that Silicon Image, Inc. and/or its affiliates provides an applicable written limited warranty in its standard form license agreements, standard Terms and Conditions of Sale and Service or its other applicable standard form agreements, in which case such limited warranty shall apply and shall govern in lieu of all other warranties (express, statutory, or implied). EXCEPT FOR SUCH LIMITED WARRANTY, SILICON IMAGE, INC. AND ITS AFFILIATES DISCLAIM ALL REPRESENTATIONS AND WARRANTIES (EXPRESS, IMPLIED, STATUTORY OR OTHERWISE), REGARDING THE INFORMATION, SERVICES, DESIGNS, KNOW-HOW AND PRODUCTS PROVIDED BY SILICON IMAGE, INC. AND/OR ITS AFFILIATES, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND/OR NON-INFRINGEMENT OF THIRD PARTY RIGHTS. YOU ACKNOWLEDGE AND AGREE THAT SUCH INFORMATION, SERVICES, DESIGNS, KNOW-HOW AND PRODUCTS HAVE NOT BEEN DESIGNED, TESTED, OR MANUFACTURED FOR USE OR RESALE IN SYSTEMS WHERE THE FAILURE, MALFUNCTION, OR ANY INACCURACY OF THESE ITEMS CARRIES A RISK OF DEATH OR SERIOUS BODILY INJURY, INCLUDING, BUT NOT LIMITED TO, USE IN NUCLEAR FACILITIES, AIRCRAFT NAVIGATION OR COMMUNICATION, EMERGENCY SYSTEMS, OR OTHER SYSTEMS WITH A SIMILAR DEGREE OF POTENTIAL HAZARD. NO PERSON IS AUTHORIZED TO MAKE ANY OTHER WARRANTY OR REPRESENTATION CONCERNING THE PERFORMANCE OF THE INFORMATION, PRODUCTS, KNOW-HOW, DESIGNS OR SERVICES OTHER THAN AS PROVIDED IN THESE TERMS AND CONDITIONS.



1060 E. Arques Avenue Sunnyvale, CA 94085 T 408.616.4000 F 408.830.9530 www.siliconimage.com Silionille Citionille Citionille



1060 E. Arques Avenue Sunnyvale, CA 94085 T 408.616.4000 F 408.830.9530 www.siliconimage.com