

BOOT OPTION

BOOT OPTION


Top Configuration:

- +3.3V supply connected to PS_MIO8, PS_MIO7, and a network of resistors (R14, R15, R16, R17) connected to QSPI0_D0, QSPI0_D1, QSPI0_SCK, and PS_MIO7.

Bottom Configuration:


- +3.3V supply connected to a network of resistors (R19, R20, R21, R22) connected to QSPI0_D3, QSPI0_D2, and a SW DIP-2 switch.


Boot Mode	MIO[5] (QSPI_D3)	MIO[4] (QSPI_D2)
JTAG	0	0
NAND	0	1
QSPI-FLASH	1	0
SD Card	1	1







POWER ON RESET




The diagram illustrates a Power On Reset (POR) circuit. A TCM811TERCTR chip (U4) is used to generate a reset signal. The chip's #MR pin is connected to a +3.3V supply through a 0.1uF/25V capacitor (C30). The #RESET pin is connected to a +3.3V supply through a 4.7K/1% resistor (R26). The #GND pin is connected to ground. The #VDD pin is connected to a +3.3V supply. The #TCM811TERCTR pin is connected to ground. The output of the #RESET pin is labeled PS_POR_B.








		www.alinx.com	
Title			
PAGE03 Z7 MIO-Config			
Size	Document Number AX7450B开发板 Schematics		Rev 1.0
Date:	Thursday, January 05, 2023	Sheet	3 of 27




























		www.alinx.com	
Title			
PAGE09 Z7 Bank502			
Size	Document Number AX7450B开发板 Schematics		Rev 1.0
Date:	Thursday, January 05, 2023	Sheet	9 of 27















Disable internal LDO

V_SEL=10: RGMII IO Voltage is 1.8V

Ethernet Port




PHY Address is 001




SYSTEM CLOCK


200MHz




156.25Mhz for GTX


156.25MHz







PCIE X8 SLOT








$$V_{out}=0.8 \times (1 + R1/R2)$$




$$V_{out}=0.8 \times (1 + R1/R2)$$

$$V_{out}=0.8 \times (1 + R1/R2)$$

1.5V POWER 6A




$$V_{out}=0.6 \times (1 + R1/R2)$$




$$V_{out}=0.8 \times (1 + R1/R2)$$

Default is 2.5V




$$V_{out}=0.8 \times (1 + R1/R2)$$

Default is 1.8V




$$V_{out}=0.8 \times (1 + R1/R2)$$

Power LED




ALINX Confidential

1.0V POWER 6A



$$V_{out} = 0.6 \times (1 + R1/R2)$$

+1.2V



$$V_{out} = 0.8 \times (1 + R1/R2)$$

