

REV	Description	Date
V1. 0	First Release	2019-6-21


AC7Z010/AC7Z020 Schematics ZYNQ硬件平台


Page Number	Description
Page01	Cover Page
Page02	Block Diagram
Page03	Zynq-7000 JTAG & Bank0
Page04	Zynq-7000 MIO Config
Page05	Zynq-7000 Bank13-34-35
Page06	Zynq-7000 Bank502
Page07	Zynq-7000 Power
Page08	DDR3
Page09	GPHY
Page10	USB OTG
Page11	UART, SD
Page12	EXTEND IO
Page13	POWER

A	LINX					
^{Title} Zynq-7000 Cover Page						
Size	Document Number	Rev				
AC7Z010/AC7Z020 核心板原理图						
Date:	Wednesday, August 21, 2019 Sheet 1 of 13					









	LINX					
Title Zynq-7000 JTAG & Bank0						
Size	Size Document Number AC7Z010/AC7Z020 核心板原理图					Rev 1.0
Date:	Wednesday, August 21, 2019	Sheet	3	of	10	


2

2

e: Wednesday, August 21, 2019


019 Sheet 3







OSPI FLASH










Title Zynq-7000 PS MIO
Size Document Number AC7Z010/AC7Z020 核心板原理图 1.0
Date: Wednesday, August 21, 2019 Sheet 4 of 10






Title Zynq-7000 Bank502
Size Document Number AC7Z010/AC7Z020 核心板原理图 1.0
Date: Wednesday, August 21, 2019 Sheet 6 of 10






VCCIO34, VCCIO35的电源由底板提供,不能超过3.3V,上电顺序要求5V先供电,然后再供VCCIO34和VCCIO35





BANK13的IO管脚只有AC7Z020的板子才有, AC7Z010的核心板无法使用这些IO

PS_MIO0,MIO7~15为3.3v电平标准 PS MIO16~53为1.8v电平标准

ALINX						
Title Zynq-7000 LED & KEY & IO						
Size	Size Document Number AC7Z010/AC7Z020 核心板原理图					Rev 1.0
Date:	Monday, October 28, 2019	Sheet	9	of	10	







Power On Sequnce:

1.0V -> 1.8V -> 1.5 V -> 3.3V -> VCCIO

