



MODE[3:0]	BOO1 MODE	Descripton
0000	PS JTAG	PS JTAG Interface
0001	Quad_SPI(24b)	24-Bit addresssing(QSPI24)
0010	Quad_SPI(32b)	32-Bit addresssing(QSPI32)
0011	SD0(2.0)	SD2.0
0101	SD1(2.0)	SD2.0
0110	eMMC(1.8V)	eMMC version 4.5 at 1.8V
0111	USB0(2.0)	USB 2.0 only
1110	SD1 LS(3.0)	SD 3.0

Descritpion

MODE[3:0] BOOT MODE



JTAG Connector







www.alinx.com
Title
Page02 Z7 Bank0 & BANK503


Size Document Number AXU2CG开发板 Schematics
Date: Friday, September 11, 2020 Sheet 2 of 25


ALINX Confidential





ALINX Confidential



























Www.alinx.com

PAGE12 PS_DDR4_3

Size Document Number AXU2CG开发板 Schematics Rev 1.0


Date: Friday, September 11, 2020 Sheet 12 of 25





Www.alinx.com


Fille
PAGE13 PS_DDR4_4


Size Document Number
AXU2CG开发板 Schematics
Date: Friday, September 11, 2020 Sheet 13 of 25
















PCIE X1 Socket



4	LINX	www.alinx.com					
Title P	AGE19 PCIE						
Size	Document Number AXU2CG开发板 Schematic	cs				Rev 1.0	
Date:	Friday Sentember 11 2020 S	Sheet	19	οf	25	•	



www.alinx.com

Title PAGE20 PS UART

Size Document Number AXU2CG开发板 Schematics Rev 1.0

Date: Fit/day September 11 2020 Sheet 20 of 25

