








MODE[3:0]	BOOT MODE	Descritpion
0000	PS JTAG	PS JTAG Interface
0001	Quad_SPI(24b)	24-Bit addresssing(QSPI24)
0010	Quad_SPI(32b)	32-Bit addresssing(QSPI32)
0011	SD0(2.0)	SD2.0
0101	SD1(2.0)	SD2.0
0110	eMMC(1.8V)	eMMC version 4.5 at 1.8V
0111	USB0(2.0)	USB 2.0 only
1110	SD1 LS(3.0)	SD 3.0





























POWER ON: VCC_PSINTFP_VCC_PSINTFP_DDR(+0.85V)->VPS_MGTRAVCC(+0.9V), VCC_PSDDR_PLL(+1.8V)->VPS_MGTRAVTT(+1.8V), VCCO_PSDDR() POWER ON: VCC_PSINTLP(+0.85V)->VCC_PSAUX(+1.8V), VCC_PSADC(+1.8V), VCC_PSPLL(+1.2V)->VCCO_PSIO(+1.8V) U1-34 PS_AVCC PS_MGTRAVCC PS_AVCC 0.85V PS_MGTRAVCC PS_MGTRAVCC PS_MGTRAVCC PS_MGTRAVCC 4.7uF 4.7uF 470nF 470nF xczu15eg-2ffvb1156 PS_AVTT U1-35 1.8V PS_MGTRAVTT PS_AVTT PS_MGTRAVTT 470nF 4.7uF 4.7uF PS_MGTRAVT xczu15eg-2ffvb1156 0.85V PS_PLL PS_PLL VCC_PSINT 1.2V PS_POWER for VCC_PSINTLP VCC_PSINT VCC_PSPLL VCC_PSPLL VCC_PSPLL VCC_PSINTLP
VCC_PSINTLP
VCC_PSINTLP
VCC_PSINTLP
VCC_PSINTLP
AC23
AC22
AC21
AC21
AB21 100uF 4.7uF 4.7uF 100uF 100uF 4.7uF 4.7uF VCC_PSINT VCC_PSINTLP AB23
VCC_PSINTLP AA21 VCC PSINTLP 0.85V VCC_PSINTFP_DDR VCC_PSINTFP_DDR VCC_PSINT for VCC_PSINTFP VCC_PSINTFP_DDR VCC_PSINTFP VCC_PSINTFP VCC_PSINTFP VCC_PSINTFP VCC_PSINTFP AE22 C108 100uF C109 100uF C110 100uF C112 4.7uF =C111 4.7uF 4.7uF 4.7uF VCC_PS_DDR_PLL VCC_AUX VCC_PSINTFP VCC_PSINTFP BLM18SG121TN1 VCC_PSDDR_PLL VCC_PSDDR_PLL C116 C117 C118 C119 470nF 4.7uF 4.7uF 100uF VCC_AUX VCC_AUX 1.8V VCC_PSAUX VCC_PSAUX VCC_PSAUX VCC_PSAUX →>> VBAT_IN C120 4.7uF 100uF 4.7uF 4.7uF AA22 VCC_AUX 100uF 100uF VCC_PSBATT L3 BLM18SG121TN1 C128 VCC_PSADC VCC_PSADC GND_PSADC GND_PSADC xczu15eg-2ffvb1156 www.alinx.com ALINX PAGE10 Z7 PS Power2 Rev 1.0 ACU15EG核心板 Schematics

Friday, August 20, 2021

ALINX Confidential









Http://www.alinx.com
Title


PAGE13 PS_DDR4_2


Size Document Number ACU15EG核心板 Schematics Rev 1.0

Date: Friday, November 20, 2020 Sheet 13 of 23










Http://www.alinx.com
Title
PAGE17 PL_DDR4_2
Size Document Number
ACU15EG核心板 Schematics
Date: Friday, November 20, 2020 Sheet 17 of 23



www.alinx.com


PAGE18 eMMC


Size Document Number ACU15EG核心板 Schematics 1.0


Date: Friday, November 20, 2020 Sheet 18 of 23

ALINX Confidential

PL SYSTEM CLOCK







www.alinx.com


Fitle

PAGE19 CLOCK

Size Document Number ACU15EG核心板 Schematics


Date: Friday, November 20, 2020 Sheet 19 of 23

ALINX Confidential



B67,B66 is 1.8V(Default) IOs 228 is PL GTX Transceivers

505 is PS-GTR Transceivers PS IO is 1.8V standard




S1	S2	S3	S4
Serew_2.9	Serew_2.9	Serew_2.9	Serew_2.9
	•	•	


				J30					
		505_TX0_P	1		2		505 CLK0 P		
7	505_TX0_P <<-	505_TX0_N	3		4		505_CLK0_I	—>>>505_CLK0_P	7
7	505_TX0_N<<	****	5		6			—>>>505_CLK0_N	7
_	//	505_RX0_P	7		8		505_TX3_P	\\ 505 TV0 D	_
7 7	505_RX0_P << 505_RX0_N <<	> 505_RX0_N	9		10		505_TX3_N	—>> 505_TX3_P —>> 505_TX3_N	7 7
,	202 KY0 N		11		12			-// 303_1 X3_N	1
7	505 CLK1 P (505_CLK1_P	13		14		505_TX2_P	→>> 505_TX2_P	7
7	505_CLK1_P << 505_CLK1_N <<	505_CLK1_N	15		16		505_TX2_N	->>505_TX2_N	7
		505 RX2 N	17 19		18 20		505 CLK2 P		
	505_RX2_N 🏈	505_RX2_P	21		22		505_CLK2_N	—>>> 505_CLK2_P	7
7	505_RX2_P << ─	000_10.02_1	23		24		OOO_OE/IE_IV	—>>>505_CLK2_N	7
		505 RX3 P	25		26		505_RX1_N	**	
7	505_RX3_P << 505_RX3_N <<	505_RX3_N	27		28		505_RX1_P	─ <u>></u> >505_RX1_N	7
7	505_RX3_N <<		29		30			─>>>505_RX1_P	7
-	505_CLK3_P ≪	505_CLK3_P	31		32		505_TX1_N	→>>505_TX1_N	7
7 7	505_CLK3_P \	> 505_CLK3_N	33		34		505_TX1_P	505_TX1_N 505_TX1_P	7
,	303_CEN3_I4 (35		36		LIOD OTD	// 303_TXT_F	'
3 P	S_MIO26 <<	PS_MIO26	37		38		USB_STP	>> USB_STP	3
	S MIO35 <<	PS_MIO35	39 41		40 42		USB_DIR		3
		PS MIO28	43		44		USB_CLK		
3 PS	S_MIO28 <<	PS MIO37	45		46		USB NXT	—— →	3
	S_MIO37 🊫	PS_MIO39	47		48		USB_DATA0	>>> USB_NXT	3
	S_MIO39 <>	PS_MIO27	49		50		USB_DATA1	>> USB_DATA0	
3 P	S_MIO27 <<		51		52			>>USB_DATA1	3
3 P	S_MIO40 <<	PS_MIO40	53		54		USB_DATA2	—— →> USB_DATA2	-
3 P	S_MIO30 X	PS_MIO30	55		56		USB_DATA3	SUSB_DATA2	
3 P	S_MIO34 X	PS_MIO34	57		58		USB_DATA4	SUSB_DATAS	
	S_MIO29 &	PS_MIO29	59		60		USB_DATA5	SUSB_DATA5	
5 11	5_1411025 ((PS_MIO31	61		62		USB_DATA6	// 00b_bATA5	3
3 P	s мюз1 <<∕─	PS MIO32	63 65		64 66		USB DATA7	—— → DATA6	3
3 PS	S_MIO32 <<	PS_MIO42	67		68		PHY1_MDC	>>USB_DATA7	3
	S_MIO42 <<	PS_MIO36	69		70		PHY1_MDIO	PHY1_MDC	3
3 P	S_MIO36 <<		71		72			——>>> PHY1_MDIO	3
		PS_MIO33	73		74		PHY1_TXD0	N	
	S_MIO33 SS	PS_MIO38	75		76		PHY1_TXD1	PHY1_TXD0	
	S_MIO38 SS	PS_MIO43	77		78		PHY1_TXD2	PHY1_TXD1 PHY1_TXD2	3
	S_MIO43 X	PS_MIO41	79		80		PHY1_TXD3	PHY1_TXD3	
5 10	3_141041 ((DO 141044	81		82		DUNG TYOK	// PHT1_1XD3	3
3 PS	S_MIO44 <<	PS_MIO44 SD_CD	83 85		84 86		PHY1_TXCK PHY1_TXCTL	PHY1_TXCK	3
3	SD_CD <<	SD_D0	87		88		PHY1_RXD3	────>>> PHY1_TXCT	L 3
3	SD_D0 <<	SD_D3	89		90		PHY1_RXD2	──>>> PHY1_RXD3	3
3	SD_D3 <<	*****	91		92			>>>PHY1_RXD2	3
3	CD D4 //	SD_D1	93		94		PHY1_RXD1	Name ===	
	SD_D1	SD_D2	95		96		PHY1_RXD0	PHY1_RXD1	3
3	SD_DZ SD_CLK	SD_CLK	97		98		PHY1_RXCTL	>>> PHY1_RXD0 >>> PHY1_RXCT	
3	SD_CLK	SD_CMD	99		100		PHY1_RXCK	PHY1_RXCK	
3	SD_CIVID ((101		102			// FITT KACK	. 3
		VCCO_66	103 105		104 106	-	VCCO_67		
		' -	105		106				
			107		110				
		+12V	111		112	•	+12V		
		<u>† </u>	113		114	•			
		<u> </u>	115		116	1			
			117		118				
			119		120				
					JT				
		_	<u></u>	- Xyk A)	KK5A21 <u>37</u> Y	G			
		-	-	55	=				

VCCO_66, VCCO_67 is provided from mainboard (not exceed 1.8V)

B44,B50 is 3.3V IOS B67,B66 is 1.8V(Default) IOS



B48,B49 is 3.3V IOS 128,129,130 is PL GTX Transceivers



Http://www.alinx.com
Title

PAGE21 Connector_2

Size Document Number ACU15EG核心板 Schematics 1.0

Date: Friday, March 18, 2022 Sheet 21 of 23

