










JTAG Connector




FPGA DONE LED







MODE[3:0]	BOOT MODE	Description
0000	PS JTAG	PS JTAG Interface
0001	Quad_SPI(24b)	24-Bit addresssing(QSPI24)
0010	Quad_SPI(32b)	32-Bit addresssing(QSPI32)
0011	SD0(2.0)	SD2.0
0100	NAND	Requires 8-bit data bus width
0101	SD1(2.0)	SD2.0
0110	eMMC(1.8V)	eMMC version 4.5 at 1.8V
0111	USB0(2.0)	USB 2.0 only
1000	PJTAG(MIO #0)	PJTAG connection 0 option
1001	PJTAG(MIO #1)	PJTAG connection 1 option
1110	SD1 LS(3.0)	SD 3.0






R39=1K: OTG Mode
R39=10K: Slave or HOST Mode







I2C 7-bit address is 0x67




PCIE X8 SLOT







PS UART PORT




PL UART PORT




SD Card Connector






EEPROM




SENSOR















FPGA 40 PIN External IO






INPUT TRIG




OUTPUT TRIG






+5V POWER




$$V_{out} = 0.6 \times (1 + R1/R2)$$

1.8V or 1.2V POWER 3A




$$V_{out} = 0.8 \times (1 + R1/R2)$$

+1.8V POWER



$$V_{out} = 0.8 \times (1 + R1/R2)$$

+3.3V POWER



$$V_{out} = 0.8 \times (1 + R1/R2)$$

