FPGA FLIGHT CONTROL

CPE 487 - FINAL PROJECT

Diego Giraldo Tabares, Aliona Heitz







TABLE OF CONTENTS

PROJECT OVERVIEW

About the project and timeline and goals with the project

04 BUGS & FIXES

Understanding the files and components

05 DEMONSTRATION

IMPLEMENTATION

- code


03

 $\triangleleft \square$

06 NEXT STEPS


ABOUT THE PROJECT

Using the onboard accelerometer, continuously monitor the X,Y, and Z axes to simulate a flight control system. It calculates real time orientation and generates a corresponding PWM signal used to control a servo motor, mimicking how flight surfaces like ailerons or rudders respond to pitch or roll movements in an actual aircraft.





GOALS FOR THE PROJECT



 $\triangleleft \square$

HIERARCHY OF THE CODE1

6 files: top, clk_gen, SPI_Master, leddec, controller, cnstr



- Top.vhd instantiates:
 - Clk_gen: generates low frequency clocks
 - SPI_Master : SPI master module that communicates with sensor
 - Leddec : drives 7-segment display
 - o Controller: computes and sends servo control signal

1 Constraint file:

- Assigns the 100 MHz input clock to pin E3
- Configures SPI pins
 (CL_MISO, ACLD_MOSI,
 ACL_SCLK and AL_SS) to
 specific pins
- Maps 16 LEDs
- Connects each of the 7 segments to their pins
- Maps anode control for all digits, enabling digit multiplexing
- Declares pin for PWM output (servo)





HIERARCHY cont. - Clk_gen

- The counter goes from 0 to 24, completing one full cycle every 25 clock ticks.
- At count = 12, it toggles clk_reg(halfway point), creating a rising or falling edge.
- At count = 24, it toggles clk_reg again and resets the counter.

```
---- keeps track of 25 system clock cycles to create the 4MHz signal ~52% duty cycle

process(clk_100MHz)

begin

if rising_edge(clk_100MHz) then

if counter = 12 then

clk_reg <= not clk_reg;

counter <= counter + 1;

elsif counter = 24 then

clk_reg <= not clk_reg;


counter <= 0;

else

counter <= counter + 1;

end if;

end process;
```



7 6 5 4 3 2 1 0


7 (6 (5) (4) (3) (2) (1) (0)

Figure 38. Burst Read

- bits, FIFO}
- Output data rate is 100Hz with a range of ±2q

State Transition Diagram







DATA COLLECTION (3/3)

- +Generates 1MHz from 4Mhz
- Detects the rising and falling edge of the 1MHz (act as flags),
 Manages FSM transition, has the timing for the delays
- FSM logic depending on current_state, sclk_rising, sclk_falling, count, MISO

```
process(clk_4MHz) -- creates the 1MHz from 4MHz
begin
  if rising edge(clk_4MHz) then
    if sclk_counter = 1 then
        sclk_counter <= 0;
        sclk_reg <= not sclk_reg;
    else
        sclk_counter <= sclk_counter + 1;
    end if;
end if;</pre>
```

```
process(clk_4MHz) -- detects rising edge of 1MHz for solk
begin
  if rising_edge(clk_4MHz) then
    sclk_prev <= sclk_curr;
    sclk_curr <= sclk_reg;

  if (sclk_prev = '0' and sclk_curr = '1') then
        sclk_rising <= '1'; -- Rising edge detected
    else
        sclk_rising <= '0';
    end if;

  if (sclk_prev = '1' and sclk_curr = '0') then
        sclk_falling <= '1'; -- Falling edge detected
    else
        sclk_falling <= '0';
    end if;</pre>
```

```
case current state is
   when 80 =>
       if count < 24000 then
           count <= count + 1;
       end if:
   when 826 =>
       if count < 160000 then
           count <= count + 1;
       end if:
       temp acl ALL <= (temp x(11 downto 7) & temp y(11 downto 7) & temp z(11 downto 7));
       temp acl X <= temp x;
       temp_acl_Y <= temp_y;
       temp acl Z <= temp z;
       if count < 40000 then
           count <= count + 1:
       end if:
```

```
process (current state, sclk rising, sclk falling, count, MISO)
    ss reg <= '1';
    mosi reg <= '0':
    case current state is
        ---- Power up waits 6ms
        when 80 =>
            if count < 24000 then -- 6ms
                next state <= S0;
                next state <= S1;
            end if:
        ---- Sends CS = Low
        when S1 =>
            ss reg <= '0';
            next state <= S2;
        ---- Sends Write command Byte 0x0A
        when S2 => -- Bit 7 (0)
            ss req <= '0';
            mosi req <= write instr(7);
            if sclk falling = '1' then
                next state <= S3;
                next state <= S2;
            end if;
```

```
when S59 =>
    ss_reg <= '0';
    temp_x(8) <= MISO;
    if sclk_rising = '1' then
        next_state <= S60;
    else
        next_state <= S59;
    end if;
---- V-data_LSB</pre>
```

We use the 7-segment display on the FPGA to show the acceleration data from the sensor in real time.

- Data Segmentation
 The accelerometer sends a 15 bit signal through the SPI to the FPGA. It has three
 5-bit unsigned values
 - Bits 14-10 represent the X-axis
 - Bits 9-5 represent the Y-axis
 - Bits 4-0 represent the Z-axis


.EDS, and switches ______ Data Conversion

Since data comes in as binary, change it to decimal through division and modulo operations. Each 5 bit value is split into two BCD digits (27 becomes 2 and 7).






Using Leddec, LEDS, and switches




Using Leddec, LEDS, and switches

We use the 7-segment display on the FPGA to show the acceleration data from the sensor in real time.

Display on Leddec with multiplexing
 All digits are then packed into a 32 bit signal, and data display gets refreshed at a 125hz frequency) Which looks like this



```
--packing eight nibbles: X_tens, X_one
bcd32 <= STD_LOGIC_VECTOR(X_tens) &
    STD_LOGIC_VECTOR(X_ones) &
    "1111" &
    STD_LOGIC_VECTOR(Y_tens) &
    STD_LOGIC_VECTOR(Y_ones) &
    "1111" &
    STD_LOGIC_VECTOR(Z_tens) &
    STD_LOGIC_VECTOR(Z_tens);
```



We use the LEDs on the board to show the raw data coming from the accelerometer.

- Display on LEDs
 - Each LED turns on or off depending on whether its corresponding bit is a 1 or a 0.
 - X, y and z axis coming from the SPI is shown across the LED bar.
- Alternative display
 - X, y, or z displaying on the bottom of led depending on which switch is on

Using Leddec,

LEDS, and switches

CONTROL/OUTPUT

begin

else

end if;

end if;

end if:

end process;

Compares the x values against a positive and negative threshold

Based on tilt direction it determines if it should go left or right

- Smooths out servo motion to prevent stuttering or jitter
- Generates a standard 50Hz PWM signal for servo motor

```
-- 50Hz signal with variable duty cycle
process(CLK 100MHZ)
    if rising edge (CLK 100MHZ) then
        if pwm cnt < pwm duty then
            pwm out <= '1';
            pwm out <= '0';
        if pwm cnt = 1999999 then
            pwm cnt <= 0;
            pwm cnt <= pwm cnt + 1;
                              begin
```

```
process (CLK 100MHZ)
    if rising edge (CLK 100MHZ) then
        if x raw > threshold then
            target duty <= 200000; -- 2ms, right turn
        elsif x raw < -threshold then
            target duty <= 100000; -- 1ms, left turn
        else
            target duty <= 150000; -- 1.5ms, middle
        end if:
        -- Slowly move pwm duty toward target duty
        if pwm duty < target duty then
            pwm duty <= pwm duty + 70; -- Tune this step size for speed
        elsif pwm duty > target duty then
            pwm duty <= pwm duty - 70;
        end if;
    end if:
end process;
```

SIGNALS

BUGS AND FIXES















DEMONSTRATION







NEXT STEPS

1

Alternative display using switches for wider range of features for user

3

Implementing Y axis for the PWM in addition to X

5

PID algorithm for accurate stabilizing controls

 \bowtie

2

Cleaning up and figuring out why the last 4 bits of data are unstable for cleaner and more accurate data 4

Angle conversion for real-life application

THANK YOU. Questions?

 \triangleright

https://github.com/alionaheitz/CPE487Project/tree/main