
(b) Inter-die placement
compute / fixed-cost dominated
NeuRRAM, 12.5 GB/s
12.5 GB/s
ISAAC, 6.4 GB/s
20%
placement decides which dominates
2.66×
M1076, 1 GB/s
0.4 GB/s
NeuRRAM, 0.4 GB/s
Reference bandwidth span
communication dominated
(placement sets how severe)
latency object: whole-model serial prefill (2.7B)
P = the seven named die-seating rules
ports at 2× the link rate
link bandwidth, per direction (GB/s)
MVM row-processing rate $s = 1/t_{row}$ (Mrows/s) [faster silicon →]