
Updated mapping
Topology-aware mapping
Layer groups, die & macro mapping (γ, α, β)
Inputs
Workload
Model, phase, sequence length
CIM capacity, encoding & legal tiling
CiMLoop operator mapping
Digital units, KV, topology & routing
resources, workspace, execution
Isobar evaluation core
Extract logical transfers
broadcast, reduction, hetero. hand-offs
Route & accumulate loads
links, CIM ports, digital interfaces
CIM, digital attention & KV costs (R)
Communication costs (H)
service times + propagation
Aggregate execution costs
die: overlap; package: serial
Latency & Dynamic energy
Latency
Phase analysis
Sweep device rate & bandwidth
Boundaries, regions & envelopes
Deployment exploration
Layer grouping & resources (DP)
Die mapping (SA) & macro assignment