
(a) Published placement measurements, 4-chiplet package
busiest-resource bound
round-serialized estimate
measured silicon
latency, normalized to the adjacent seating
0.0
0.5
1.0
1.5
2.0
2.5
2
4
6
8
10
seating: longest-pair distance (hops)
(b) Same candidates under a cycle-level router simulator
Spearman ρ = 0.962
13 candidates, 154k packets
κ = 1 fan-out instance, 17 dies per stage
packet-simulator batch time, same reference
0.6
1
2
4
stacked fills
compact rules
random fills
search endpoints
analytic bottleneck cost, relative to the strongest random layout