Document Number: MCUXSDKAPIRM

Rev 2.14.0

Jul 2023

MCUXpresso SDK API Reference Manual

NXP Semiconductors



Contents

Chapt	r 1 Introduction	
Chapt	r 2 Trademarks	
Chapt	r 3 Architectural Overview	
Chapt	r 4 Clock Driver	
4.1	Overview ·····	. 7
4.2	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
4.2.1	struct ccm_analog_frac_pll_config_t · · · · · · · · · · · · · · · · · · ·	. 23
4.2.2	struct ccm_analog_integer_pll_config_t	· 23
4.3	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	. 24
4.3.1	FSL_CLOCK_DRIVER_VERSION · · · · · · · · · · · · · · · · · · ·	. 24
4.3.2	ECSPI_CLOCKS · · · · · · · · · · · · · · · · · · ·	. 24
4.3.3	ENET_CLOCKS · · · · · · · · · · · · · · · · · · ·	. 24
4.3.4	GPIO_CLOCKS · · · · · · · · · · · · · · · · · · ·	
4.3.5	GPT_CLOCKS · · · · · · · · · · · · · · · · · · ·	. 24
4.3.6	I2C_CLOCKS······	. 25
4.3.7	IOMUX_CLOCKS · · · · · · · · · · · · · · · · · · ·	
4.3.8	IPMUX_CLOCKS · · · · · · · · · · · · · · · · · · ·	
4.3.9	PWM_CLOCKS·····	
4.3.10	RDC_CLOCKS · · · · · · · · · · · · · · · · · · ·	
4.3.11	SAI_CLOCKS · · · · · · · · · · · · · · · · · · ·	
4.3.12	RDC_SEMA42_CLOCKS · · · · · · · · · · · · · · · · · · ·	
4.3.13	UART_CLOCKS · · · · · · · · · · · · · · · · · · ·	
4.3.14	USDHC_CLOCKS · · · · · · · · · · · · · · · · · · ·	
4.3.15	WDOG_CLOCKS · · · · · · · · · · · · · · · · · · ·	
4.3.16	TMU_CLOCKS · · · · · · · · · · · · · · · · · · ·	
4.3.17	SDMA_CLOCKS · · · · · · · · · · · · · · · · · · ·	
4.3.18	MU_CLOCKS · · · · · · · · · · · · · · · · · · ·	
4.3.19	QSPI_CLOCKS · · · · · · · · · · · · · · · · · · ·	
4.3.20	PDM_CLOCKS · · · · · · · · · · · · · · · · · · ·	
4.3.21	kCLOCK_CoreSysClk · · · · · · · · · · · · · · · · · · ·	
4.3.22	CLOCK_GetCoreSysClkFreq · · · · · · · · · · · · · · · · · · ·	· 28

Title

Section	on ino.	Page No.
4.4	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	28
4.4.1	clock_name_t · · · · · · · · · · · · · · · · · · ·	28
4.4.2	clock_ip_name_t · · · · · · · · · · · · · · · · · · ·	29
4.4.3	clock_root_control_t · · · · · · · · · · · · · · · · · · ·	
4.4.4	clock_root_t·····	
4.4.5	clock_rootmux_m4_clk_sel_t · · · · · · · · · · · · · · · · · · ·	
4.4.6	clock_rootmux_axi_clk_sel_t · · · · · · · · · · · · · · · · · · ·	
4.4.7	clock_rootmux_ahb_clk_sel_t · · · · · · · · · · · · · · · · · · ·	
4.4.8	clock_rootmux_audio_ahb_clk_sel_t······	
4.4.9	clock_rootmux_qspi_clk_sel_t · · · · · · · · · · · · · · · · · · ·	34
4.4.10		
4.4.11		34
4.4.12		35
4.4.13		35
4.4.14		35
4.4.15		
4.4.16		
4.4.17	= = = = = = = = = = = = = = = = = = = =	
4.4.18		
4.4.19		
4.4.20		
4.4.21		
4.4.22		
4.4.23	<u> </u>	
4.4.24		
4.4.25	<u>-1</u> - √1	
4.4.26		
4.4.27	anonymous enum · · · · · · · · · · · · · · · · · · ·	40
4.5	Function Documentation · · · · · · · · · · · · · · · · · · ·	
4.5.1	CLOCK_SetRootMux · · · · · · · · · · · · · · · · · · ·	
4.5.2	CLOCK_GetRootMux · · · · · · · · · · · · · · · · · · ·	
4.5.3	CLOCK_EnableRoot·····	
4.5.4	CLOCK_DisableRoot · · · · · · · · · · · · · · · · · ·	
4.5.5	CLOCK_IsRootEnabled · · · · · · · · · · · · · · · · · · ·	
4.5.6	CLOCK_UpdateRoot · · · · · · · · · · · · · · · · · ·	
4.5.7	CLOCK_SetRootDivider · · · · · · · · · · · · · · · · · · ·	
4.5.8	CLOCK_GetRootPreDivider · · · · · · · · · · · · · · · · · · ·	
4.5.9	CLOCK_GetRootPostDivider · · · · · · · · · · · · · · · · · · ·	
4.5.10	_	
4.5.11	_	
4.5.12		
4.5.13		
4.5.14		
4.5.15	CLOCK_SetPllBypass · · · · · · · · · · · · · · · · · ·	45

_	п.	4		
	H	IT.	lŧ	١

Section	n No.	ge No.
4.5.16	CLOCK_IsPIlBypassed · · · · · · · · · · · · · · · · · · ·	46
4.5.17	CLOCK_IsPIILocked · · · · · · · · · · · · · · · · · · ·	
4.5.18	CLOCK_EnableAnalogClock · · · · · · · · · · · · · · · · · · ·	
4.5.19	CLOCK_DisableAnalogClock · · · · · · · · · · · · · · · · · · ·	
4.5.20	CLOCK OverridePllClke······	
4.5.21	CLOCK_OverridePllPd · · · · · · · · · · · · · · · · · · ·	
4.5.22	CLOCK InitArmPll · · · · · · · · · · · · · · · · · ·	
4.5.23	CLOCK_InitSysPll1 · · · · · · · · · · · · · · · · · ·	
4.5.24	CLOCK_InitSysPll2 · · · · · · · · · · · · · · · · · ·	
4.5.25	CLOCK_InitSysPll3 · · · · · · · · · · · · · · · · · ·	
4.5.26	CLOCK_InitAudioPll1 · · · · · · · · · · · · · · · · · ·	49
4.5.27	CLOCK_InitAudioPll2 · · · · · · · · · · · · · · · · · ·	49
4.5.28	CLOCK_InitVideoPll1 · · · · · · · · · · · · · · · · · ·	49
4.5.29	CLOCK_InitIntegerPll · · · · · · · · · · · · · · · · · ·	50
4.5.30	CLOCK_GetIntegerPllFreq · · · · · · · · · · · · · · · · · · ·	50
4.5.31	CLOCK_InitFracPll · · · · · · · · · · · · · · · · · ·	50
4.5.32	CLOCK_GetFracPllFreq · · · · · · · · · · · · · · · · · · ·	51
4.5.33	CLOCK_GetPllFreq · · · · · · · · · · · · · · · · · · ·	51
4.5.34	CLOCK_GetPllRefClkFreq · · · · · · · · · · · · · · · · · · ·	51
4.5.35	CLOCK_GetFreq · · · · · · · · · · · · · · · · · · ·	52
4.5.36	CLOCK_GetClockRootFreq · · · · · · · · · · · · · · · · · · ·	52
4.5.37	CLOCK_GetCoreM4Freq · · · · · · · · · · · · · · · · · · ·	52
4.5.38	CLOCK_GetAxiFreq	53
4.5.39	CLOCK_GetAhbFreq · · · · · · · · · · · · · · · · · · ·	53
4.5.40	CLOCK_GetEnetAxiFreq · · · · · · · · · · · · · · · · · · ·	53
Chapte	er 5 IOMUXC: IOMUX Controller	
5.1	Overview · · · · · · · · · · · · · · · · · · ·	54
5.2	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	73
5.2.1	FSL_IOMUXC_DRIVER_VERSION · · · · · · · · · · · · · · · · · · ·	
5.3	Function Documentation · · · · · · · · · · · · · · · · · · ·	73
5.3.1	IOMUXC SetPinMux·····	
5.3.2	IOMUXC_SetPinConfig · · · · · · · · · · · · · · · · · · ·	
Chapte	er 6 Common Driver	
6.1	Overview ·····	75
6.2	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	79
6.2.1	FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ · · · · · · · · · · · · · · · · · · ·	
6.2.2	MAKE STATUS	
6.2.3	MAKE VERSION ······	
		. ,

-	_	•		
•	•	11	н	n

n No.	No.
FSL COMMON DRIVER VERSION · · · · · · · · · · · · · · · · · · ·	80
DEBUG CONSOLE DEVICE TYPE NONE · · · · · · · · · · · · · · · · · · ·	80
DEBUG_CONSOLE_DEVICE_TYPE_LPUART · · · · · · · · · · · · · · · · · · ·	
DEBUG_CONSOLE_DEVICE_TYPE_LPSCI · · · · · · · · · · · · · · · · · · ·	80
DEBUG_CONSOLE_DEVICE_TYPE_USBCDC · · · · · · · · · · · · · · · · · ·	
	80
	80
	80
	80
	80
-	80
SDK_SIZEALIGN······	80
Typedef Documentation · · · · · · · · · · · · · · · · · · ·	80
status_t · · · · · · · · · · · · · · · · · · ·	80
Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	81
_status_groups · · · · · · · · · · · · · · · · · · ·	81
anonymous enum · · · · · · · · · · · · · · · · · · ·	83
Function Documentation · · · · · · · · · · · · · · · · · · ·	84
-	84
-	84
=	84
	84
	85
	85
	86
	86
	87
EnableGlobalIRQ · · · · · · · · · · · · · · · · · · ·	87
er 7 ECSPI: Enhanced Configurable Serial Peripheral Interface Driver	
Overview · · · · · · · · · · · · · · · · · · ·	88
ECSPI Driver · · · · · · · · · · · · · · · · · · ·	89
Overview · · · · · · · · · · · · · · · · · · ·	89
	89
	94
Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	97
	97
Function Documentation·····	99
	FSL_COMMON_DRIVER_VERSION DEBUG_CONSOLE_DEVICE_TYPE_NONE DEBUG_CONSOLE_DEVICE_TYPE_UART DEBUG_CONSOLE_DEVICE_TYPE_LPVART DEBUG_CONSOLE_DEVICE_TYPE_LPSCI DEBUG_CONSOLE_DEVICE_TYPE_USBCDC DEBUG_CONSOLE_DEVICE_TYPE_ILEXCOMM DEBUG_CONSOLE_DEVICE_TYPE_ILEXCOMM DEBUG_CONSOLE_DEVICE_TYPE_ILEXCOMM DEBUG_CONSOLE_DEVICE_TYPE_ILEXCOMM DEBUG_CONSOLE_DEVICE_TYPE_WOSART DEBUG_CONSOLE_DEVICE_TYPE_WOSART DEBUG_CONSOLE_DEVICE_TYPE_SWO DEBUG_CONSOLE_DEVICE_TYPE_SWO DEBUG_CONSOLE_DEVICE_TYPE_OSCI ARRAY_SIZE SDK_SIZEALIGN Typedef Documentation status_t Enumeration Type Documentation status_groups anonymous enum Function Documentation SDK_Malloc SDK_Free SDK_DelayAtLeastUs EnableIRQ DisableIRQ DisableIRQ EnableIRQWithPriority IRQ_SetPriority IRQ_SetPriority IRQ_ClearPendingIRQ DisableGlobalIRQ EnableGlobalIRQ Ena

-	_	•		
•	•	11	н	n

Section	n No.	Page No.
7.3	ECSPI FreeRTOS Driver · · · · · · · · · · · · · · · · · · ·	112
7.3.1	Overview ·····	112
7.3.2	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	112
7.3.3	Function Documentation · · · · · · · · · · · · · · · · · · ·	112
7.4	ECSPI SDMA Driver · · · · · · · · · · · · · · · · · · ·	
7.4.1	Overview · · · · · · · · · · · · · · · · · · ·	115
7.4.2	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	116
7.4.3	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
7.4.4	Typedef Documentation · · · · · · · · · · · · · · · · · · ·	
7.4.5	Function Documentation	116
7.5	ECSPI CMSIS Driver · · · · · · · · · · · · · · · · · · ·	
7.5.1	Function groups · · · · · · · · · · · · · · · · · · ·	
7.5.2	Typical use case · · · · · · · · · · · · · · · · · · ·	121
Chapte	er 8 ENET: Ethernet MAC Driver	
8.1	Overview · · · · · · · · · · · · · · · · · · ·	122
8.2	Operations of Ethernet MAC Driver · · · · · · · · · · · · · · · · · · ·	122
8.2.1	MII interface Operation · · · · · · · · · · · · · · · · · · ·	
8.2.2	MAC address filter · · · · · · · · · · · · · · · · · · ·	
8.2.3	Other Baisc control Operations · · · · · · · · · · · · · · · · · · ·	
8.2.4	Transactional Operation · · · · · · · · · · · · · · · · · · ·	
8.2.5	PTP IEEE 1588 Feature Operation · · · · · · · · · · · · · · · · · · ·	123
8.3	Typical use case · · · · · · · · · · · · · · · · · · ·	123
8.3.1	ENET Initialization, receive, and transmit operations	
8.4	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
8.4.1	struct enet_rx_bd_struct_t · · · · · · · · · · · · · · · · · ·	
8.4.2	struct enet_tx_bd_struct_t·····	
8.4.3	struct enet_data_error_stats_t · · · · · · · · · · · · · · · · · · ·	
8.4.4	struct enet_rx_frame_error_t · · · · · · · · · · · · · · · · · · ·	
8.4.5	struct enet_transfer_stats_t · · · · · · · · · · · · · · · · · · ·	
8.4.6	struct enet_frame_info_t · · · · · · · · · · · · · · · · · · ·	
8.4.7	struct enet_tx_dirty_ring_t · · · · · · · · · · · · · · · · · · ·	
8.4.8	struct enet_buffer_config_t · · · · · · · · · · · · · · · · · · ·	
8.4.9	struct enet_config_t · · · · · · · · · · · · · · · · · · ·	
8.4.10	struct enet_tx_bd_ring_t · · · · · · · · · · · · · · · · · · ·	
8.4.11	struct enet_rx_bd_ring_t · · · · · · · · · · · · · · · · · · ·	
8.4.12	struct _enet_handle · · · · · · · · · · · · · · · · · · ·	139
8.5	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
8.5.1	FSL_ENET_DRIVER_VERSION · · · · · · · · · · · · · · · · · · ·	141

Title

Secuo	n No.	Page No.
8.5.2	FSL_FEATURE_ENET_QUEUE · · · · · · · · · · · · · · · · · ·	141
8.5.3	ENET_BUFFDESCRIPTOR_RX_EMPTY_MASK · · · · · · · · · · · · · · · · · · ·	141
8.5.4	ENET_BUFFDESCRIPTOR_RX_SOFTOWNER1_MASK · · · · · · · · · · · · · · · · · · ·	141
8.5.5	ENET_BUFFDESCRIPTOR_RX_WRAP_MASK · · · · · · · · · · · · · · · · · · ·	141
8.5.6	ENET_BUFFDESCRIPTOR_RX_SOFTOWNER2_Mask · · · · · · · · · · · · · · · · · · ·	141
8.5.7	ENET_BUFFDESCRIPTOR_RX_LAST_MASK · · · · · · · · · · · · · · · · · · ·	
8.5.8	ENET_BUFFDESCRIPTOR_RX_MISS_MASK · · · · · · · · · · · · · · · · · · ·	141
8.5.9	ENET_BUFFDESCRIPTOR_RX_BROADCAST_MASK · · · · · · · · · · · · · · · · · · ·	
8.5.10		141
8.5.11		141
8.5.12		
8.5.13		
8.5.14		141
8.5.15		141
8.5.16		141
8.5.17		141
8.5.18		
8.5.19		
8.5.20		
8.5.21		141
8.5.22		141
8.5.23		
8.5.24		
8.5.25		
8.5.26		
8.5.27		
8.5.28		
8.5.29		
8.5.30		
8.5.31		
8.5.32	ENET_ERR_INTERRUPT · · · · · · · · · · · · · · · · · · ·	142
8.6	Typedef Documentation · · · · · · · · · · · · · · · · · · ·	143
8.6.1	enet_rx_alloc_callback_t · · · · · · · · · · · · · · · · · · ·	143
8.6.2	enet_rx_free_callback_t · · · · · · · · · · · · · · · · · · ·	
8.6.3	enet_callback_t · · · · · · · · · · · · · · · · · · ·	143
8.6.4	enet_isr_t · · · · · · · · · · · · · · · · · · ·	143
8.7	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	143
8.7.1	anonymous enum · · · · · · · · · · · · · · · · · · ·	
8.7.2	enet mii mode t · · · · · · · · · · · · · · · · · ·	
8.7.3	enet mii speed t · · · · · · · · · · · · · · · · · ·	
8.7.4	enet_mii_duplex_t ····································	
8.7.5	enet mii write t···································	
8.7.6	enet_mii_read_t ····································	

Title

Section	n No.	Page No.
8.7.7	enet_special_control_flag_t · · · · · · · · · · · · · · · · · · ·	
8.7.8	enet_interrupt_enable_t · · · · · · · · · · · · · · · · · · ·	
8.7.9	enet_event_t·····	
8.7.10	enet_tx_accelerator_t······	
8.7.11	enet_rx_accelerator_t · · · · · · · · · · · · · · · · · · ·	146
8.8	Function Documentation · · · · · · · · · · · · · · · · · · ·	
8.8.1	ENET_GetInstance · · · · · · · · · · · · · · · · · · ·	
8.8.2	ENET_GetDefaultConfig · · · · · · · · · · · · · · · · · · ·	
8.8.3	ENET_Up ·····	
8.8.4	ENET_Init · · · · · · · · · · · · · · · · · · ·	
8.8.5	ENET_Down · · · · · · · · · · · · · · · · · · ·	
8.8.6	ENET_Deinit · · · · · · · · · · · · · · · · · · ·	
8.8.7	ENET_Reset · · · · · · · · · · · · · · · · · · ·	
8.8.8	ENET_SetMII · · · · · · · · · · · · · · · · · ·	
8.8.9	ENET_SetSMI · · · · · · · · · · · · · · · · · · ·	
8.8.10	ENET_GetSMI · · · · · · · · · · · · · · · · · · ·	
8.8.11	ENET_ReadSMIData · · · · · · · · · · · · · · · · · ·	
8.8.12	ENET_StartSMIWrite · · · · · · · · · · · · · · · · · · ·	
8.8.13	ENET_StartSMIRead · · · · · · · · · · · · · · · · · · ·	
8.8.14	ENET_MDIOWrite · · · · · · · · · · · · · · · · · · ·	
8.8.15	ENET_MDIORead · · · · · · · · · · · · · · · · · · ·	
8.8.16	ENET_SetMacAddr·····	
8.8.17	ENET_GetMacAddr · · · · · · · · · · · · · · · · · ·	
8.8.18	ENET_AddMulticastGroup · · · · · · · · · · · · · · · · · · ·	
8.8.19	ENET_LeaveMulticastGroup · · · · · · · · · · · · · · · · · · ·	
8.8.20	ENET_ActiveRead · · · · · · · · · · · · · · · · · · ·	
8.8.21	ENET_EnableSleepMode · · · · · · · · · · · · · · · · · · ·	
8.8.22	ENET_GetAccelFunction · · · · · · · · · · · · · · · · · · ·	
8.8.23	ENET_EnableInterrupts · · · · · · · · · · · · · · · · · · ·	
8.8.24	ENET_DisableInterrupts · · · · · · · · · · · · · · · · · · ·	
8.8.25	ENET_GetInterruptStatus · · · · · · · · · · · · · · · · · · ·	
8.8.26	ENET_ClearInterruptStatus · · · · · · · · · · · · · · · · · · ·	
8.8.27	ENET_SetRxISRHandler · · · · · · · · · · · · · · · · · · ·	
8.8.28	ENET_SetTxISRHandler · · · · · · · · · · · · · · · · · · ·	
8.8.29	ENET_SetErrISRHandler · · · · · · · · · · · · · · · · · · ·	
8.8.30	ENET_GetRxErrBeforeReadFrame · · · · · · · · · · · · · · · · · · ·	
8.8.31	ENET_GetStatistics · · · · · · · · · · · · · · · · · · ·	
8.8.32	ENET_GetRxFrameSize · · · · · · · · · · · · · · · · · · ·	
8.8.33	ENET_ReadFrame · · · · · · · · · · · · · · · · · · ·	
8.8.34	ENET_SendFrame · · · · · · · · · · · · · · · · · · ·	
8.8.35	ENET_SetTxReclaim · · · · · · · · · · · · · · · · · · ·	
8.8.36	ENET_ReclaimTxDescriptor · · · · · · · · · · · · · · · · · · ·	
8.8.37	ENET_GetRxFrame · · · · · · · · · · · · · · · · · · ·	
8.8.38	ENET_StartTxFrame · · · · · · · · · · · · · · · · · · ·	163

_			4	1	
	•	1	1	П	Δ
			ı	и	

Section	n No.	e No.
8.8.39	ENET_TransmitIRQHandler · · · · · · · · · · · · · · · · · · ·	163
8.8.40	ENET_ReceiveIRQHandler	
8.8.41	ENET ErrorIROHandler	
	ENET_Ptp1588IRQHandler	
8.8.42		
8.8.43	ENET_CommonFrame0IRQHandler · · · · · · · · · · · · · · · · · · ·	104
8.9	Variable Documentation · · · · · · · · · · · · · · · · · · ·	
8.9.1	s_enetClock · · · · · · · · · · · · · · · · · · ·	165
Chapt	er 9 GPC: General Power Controller Driver	
9.1	Overview · · · · · · · · · · · · · · · · · · ·	166
9.2	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
9.2.1	FSL_GPC_DRIVER_VERSION · · · · · · · · · · · · · · · · · · ·	167
9.3	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	168
9.3.1	_gpc_lpm_mode · · · · · · · · · · · · · · · · · · ·	
9.3.2	_gpc_pgc_ack_sel · · · · · · · · · · · · · · · · · · ·	
9.3.3	_gpc_standby_count ······	
9.4	Function Documentation · · · · · · · · · · · · · · · · · · ·	168
9.4.1	GPC AllowIRQs · · · · · · · · · · · · · · · · · · ·	
9.4.2	GPC DisallowIROs · · · · · · · · · · · · · · · · · · ·	169
9.4.3	GPC GetLpmMode · · · · · · · · · · · · · · · · · · ·	
9.4.4	GPC_EnableIRQ · · · · · · · · · · · · · · · · · · ·	169
9.4.5	GPC_DisableIRQ · · · · · · · · · · · · · · · · · · ·	169
9.4.6	GPC_GetIRQStatusFlag · · · · · · · · · · · · · · · · · · ·	170
9.4.7	GPC_DsmTriggerMask · · · · · · · · · · · · · · · · · · ·	170
9.4.8	GPC_WFIMask · · · · · · · · · · · · · · · · · · ·	
9.4.9	GPC_SelectPGCAckSignal · · · · · · · · · · · · · · · · · · ·	
9.4.10	GPC_PowerDownRequestMask · · · · · · · · · · · · · · · · · · ·	
9.4.11	GPC_PGCMapping · · · · · · · · · · · · · · · · · · ·	
9.4.12	GPC_TimeSlotConfigureForPUS · · · · · · · · · · · · · · · · · · ·	
9.4.13	GPC_EnterWaitMode · · · · · · · · · · · · · · · · · · ·	
9.4.14	GPC_EnterStopMode · · · · · · · · · · · · · · · · · · ·	
9.4.15	GPC_Init · · · · · · · · · · · · · · · · · · ·	
Chapt	er 10 GPT: General Purpose Timer	
10.1	Overview · · · · · · · · · · · · · · · · · · ·	173
10.2	Function groups · · · · · · · · · · · · · · · · · · ·	
10.2.1	Initialization and deinitialization · · · · · · · · · · · · · · · · · · ·	
10.3	Typical use case · · · · · · · · · · · · · · · · · · ·	173
NXP S	Semiconductors MCUXpresso SDK API Reference Manual	-viii

_	п.	4		
	H	IT.	lŧ	١

10.3.1 GPT interrupt example	Section	No.	Page No.
10.4.1 struct gpt_config_t 176 10.5 Enumeration Type Documentation 177 10.5.1 gpt_clock_source_t 177 10.5.2 gpt_input_capture_channel_t 177 10.5.3 gpt_input_capture_channel_t 178 10.5.4 gpt_output_compare_channel_t 178 10.5.5 gpt_output_compare_channel_t 178 10.5.5 gpt_output_operation_mode_t 178 10.5.5 gpt_output_operation_mode_t 178 10.5.7 gpt_status_flag_t 179 10.6.1 GPT_Init 179 10.6.1 GPT_Init 179 10.6.2 GPT_Deinit 179 10.6.3 GPT_GetDefaultConfig 179 10.6.4 GPT_SoftwareReset 180 10.6.5 GPT_SetClockSource 180 10.6.6 GPT_GetClockSource 180 10.6.6 GPT_GetClockDivider 181 10.6.10 GPT_GetOscClockDivider 181 10.6.11 GPT_StartTimer 181 10.6.12 GPT_Stoftmer 182 10.6.13 GPT_SetClockDivider 181 10.6.14 GPT_Stoftmer 182 10.6.15 GPT_SetClockDivider 183 10.6.16 GPT_GetClockDivider 183 10.6.17 GPT_Stoftmer 182 10.6.18 GPT_GetClockDivider 183 10.6.19 GPT_Stoftmer 182 10.6.10 GPT_Stoftmer 182 10.6.11 GPT_Stoftmer 183 10.6.12 GPT_SetOutputOperationMode 183 10.6.13 GPT_GetCloutputOperationMode 183 10.6.14 GPT_SetOutputOperationMode 183 10.6.15 GPT_GetIoputOperationMode 183 10.6.16 GPT_GetIoputOperationMode 183 10.6.17 GPT_SetOutputOmpareValue 184 10.6.20 GPT_GetIoputOperationMode 184 10.6.21 GPT_ForeOutputCompareValue 184 10.6.22 GPT_GetGetBableInterrupts 185 10.6.23 GPT_DisableInterrupts 185 10.6.24 GPT_GetGetBableInterrupts 185 10.6.25 GPT_GetGetBableInterrupts 185 10.6.26 GPT_ClearStatusFlags 186 Chapter 11 GPIO: General-Purpose Input/Output Driver	10.3.1	GPT interrupt example · · · · · · · · · · · · · · · · · · ·	173
10.5 Enumeration Type Documentation	10.4		
10.5.1 gpt_clock_source_t	10.4.1	struct gpt_config_t · · · · · · · · · · · · · · · · · · ·	176
10.5.2 gpt_input_capture_channel_t	10.5	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	
10.5.3 gpt_input_operation_mode_t	10.5.1		
10.5.4 gpt_output_compare_channel_t	10.5.2		
10.5.5 gpt_output_operation_mode_t 178 10.5.6 gpt_interrupt_enable_t 178 10.5.7 gpt_status_flag_t 175 10.6 Function Documentation 179 10.6.1 GPT_Init 175 10.6.2 GPT_Detinit 175 10.6.3 GPT_GetDefaultConfig 175 10.6.4 GPT_SoftwareReset 186 10.6.5 GPT_SetClockSource 186 10.6.6 GPT_SetClockSource 186 10.6.7 GPT_SetClockDivider 181 10.6.8 GPT_GetClockDivider 181 10.6.9 GPT_SetOscClockDivider 181 10.6.10 GPT_GetOscClockDivider 181 10.6.11 GPT_SetOscClockDivider 181 10.6.12 GPT_StatpTimer 182 10.6.13 GPT_GetSccClockDivider 181 10.6.12 GPT_SetInputOperationMode 182 10.6.13 GPT_GetClutputOperationMode 182 10.6.14 GPT_SetInputOperationMode 183 10.6.15 GPT_GetOutputOperationMode 183			
10.5.6 gpt_interrupt_enable_t 178 10.5.7 gpt_status_flag_t 179 10.6 Function Documentation 179 10.6.1 GPT_Init 175 10.6.2 GPT_Deinit 175 10.6.3 GPT_GetDefaultConfig 175 10.6.4 GPT_SoftWareReset 186 10.6.5 GPT_SetClockSource 180 10.6.6 GPT_GetClockDivider 181 10.6.7 GPT_SetClockDivider 181 10.6.8 GPT_GetClockDivider 181 10.6.9 GPT_SetOscClockDivider 181 10.6.10 GPT_GetOscClockDivider 181 10.6.11 GPT_StopTimer 182 10.6.12 GPT_StopTimer 182 10.6.13 GPT_GetCurrentTimerCount 182 10.6.14 GPT_SetOutputOperationMode 182 10.6.15 GPT_GetInputCaptureValue 183 10.6.16 GPT_GetOutputCompareValue 184 10.6.20 GPT_GetOutputCompareValue 184 10.6.21 GPT_EnableInterrupts 185 10.6.22			
10.5.7 gpt_status_flag_t 179 10.6 Function Documentation 179 10.6.1 GPT_Init 179 10.6.2 GPT_Deinit 179 10.6.3 GPT_GetDefaultConfig 179 10.6.4 GPT_SoftwareReset 180 10.6.5 GPT_SetClockSource 186 10.6.6 GPT_GetClockSource 180 10.6.7 GPT_SetClockDivider 180 10.6.8 GPT_SetOscClockDivider 181 10.6.9 GPT_SetOscClockDivider 181 10.6.10 GPT_SetOscClockDivider 181 10.6.11 GPT_StartTimer 181 10.6.12 GPT_StopTimer 182 10.6.13 GPT_GetCurrentTimerCount 182 10.6.14 GPT_SetInputOperationMode 182 10.6.15 GPT_GetInputOperationMode 182 10.6.16 GPT_SetOutputOperationMode 183 10.6.19 GPT_SetOutputOperationMode 184 10.6.20 GPT_GetOutputCompareValue 184 10.6.21 GPT_GetOutputCompareValue 184			
10.6 Function Documentation 179 10.6.1 GPT_Init 179 10.6.2 GPT_Deinit 175 10.6.3 GPT_GetDefaultConfig 175 10.6.4 GPT_SoftwareReset 186 10.6.5 GPT_SetClockSource 186 10.6.6 GPT_GetClockDivider 186 10.6.7 GPT_SetClockDivider 18 10.6.8 GPT_GetClockDivider 18 10.6.9 GPT_SetOscClockDivider 181 10.6.10 GPT_StartTimer 181 10.6.12 GPT_StartTimer 182 10.6.13 GPT_GetCurrentTimerCount 182 10.6.13 GPT_SetInputOperationMode 182 10.6.14 GPT_SetInputOperationMode 182 10.6.15 GPT_GetInputOperationMode 183 10.6.16 GPT_GetInputOperationMode 183 10.6.19 GPT_SetOutputCompare Value 184 10.6.20 GPT_GetOutput Compare Value 184 10.6.21 GPT_ForceOutput 185			
10.6.1 GPT_Init 175 10.6.2 GPT_Deinit 175 10.6.3 GPT_GetDefaultConfig 175 10.6.4 GPT_SoftwareReset 180 10.6.5 GPT_SetClockSource 180 10.6.6 GPT_GetClockSource 180 10.6.7 GPT_SetClockDivider 180 10.6.8 GPT_GetClockDivider 181 10.6.9 GPT_SetOscClockDivider 181 10.6.10 GPT_GetOscClockDivider 181 10.6.11 GPT_StartTimer 181 10.6.12 GPT_StartTimer 181 10.6.12 GPT_StopTimer 182 10.6.13 GPT_GetCurrentTimerCount 182 10.6.14 GPT_SetInputOperationMode 182 10.6.15 GPT_GetInputOperationMode 183 10.6.16 GPT_GetInputOperationMode 183 10.6.18 GPT_GetOutputOperationMode 184 10.6.19 GPT_SetOutputCompareValue 184 10.6.20 GPT_GetOutputCompareValue 184 10.6.21 GPT_DisableInterrupts 185 <	10.5.7	gpt_status_flag_t······	179
10.6.2 GPT_Deinit 175 10.6.3 GPT_GetDefaultConfig 175 10.6.4 GPT_SoftwareReset 186 10.6.5 GPT_SetClockSource 180 10.6.6 GPT_GetClockSource 180 10.6.7 GPT_SetClockDivider 181 10.6.8 GPT_GetClockDivider 181 10.6.9 GPT_SetOscClockDivider 181 10.6.10 GPT_GetOscClockDivider 181 10.6.11 GPT_StartTimer 181 10.6.12 GPT_StopTimer 182 10.6.13 GPT_GetCurrentTimerCount 182 10.6.14 GPT_SetInputOperationMode 182 10.6.15 GPT_GetInputOperationMode 182 10.6.16 GPT_GetInputOperationMode 183 10.6.17 GPT_SetOutputOperationMode 183 10.6.18 GPT_GetOutputCompareValue 184 10.6.20 GPT_GetOutputCompareValue 184 10.6.21 GPT_GetOutputCompareValue 184 10.6.22 GPT_EnableInterrupts 185 10.6.23 GPT_GetStatusFlags 186 <	10.6		
10.6.3 GPT_GetDefaultConfig 179 10.6.4 GPT_SoftwareReset 180 10.6.5 GPT_SetClockSource 180 10.6.6 GPT_GetClockDivider 180 10.6.7 GPT_SetClockDivider 180 10.6.8 GPT_GetClockDivider 181 10.6.9 GPT_SetOscClockDivider 181 10.6.10 GPT_GetOscClockDivider 181 10.6.11 GPT_StopTimer 182 10.6.12 GPT_StopTimer 182 10.6.13 GPT_GetCurrentTimerCount 182 10.6.14 GPT_SetInputOperationMode 182 10.6.15 GPT_GetInputOperationMode 182 10.6.16 GPT_GetInputCapture Value 183 10.6.17 GPT_SetOutputOperationMode 183 10.6.19 GPT_SetOutputCompareValue 184 10.6.20 GPT_GetOutputCompareValue 184 10.6.21 GPT_EnableInterrupts 185 10.6.22 GPT_EnableInterrupts 185 10.6.23 GPT_GetEnabledInterrupts 185 10.6.24 GPT_GetEnabledInterrupts <t< td=""><td>10.6.1</td><td>-</td><td></td></t<>	10.6.1	-	
10.6.4 GPT_SoftwareReset 186 10.6.5 GPT_SetClockSource 186 10.6.6 GPT_GetClockSource 186 10.6.7 GPT_SetClockDivider 181 10.6.8 GPT_GetClockDivider 181 10.6.9 GPT_SetOscClockDivider 181 10.6.10 GPT_GetOscClockDivider 181 10.6.11 GPT_StartTimer 181 10.6.12 GPT_StopTimer 182 10.6.13 GPT_GetCurrentTimerCount 182 10.6.14 GPT_SetInputOperationMode 182 10.6.15 GPT_GetInputCaptureValue 183 10.6.16 GPT_SetOutputOperationMode 183 10.6.17 GPT_SetOutputOperationMode 184 10.6.19 GPT_SetOutputCompareValue 184 10.6.20 GPT_GetOutputCompareValue 184 10.6.21 GPT_ForceOutput 185 10.6.22 GPT_EnableInterrupts 185 10.6.23 GPT_DisableInterrupts 185 10.6.24 GPT_GetStatusFlags 186 Chapter 11 GPIO: General-Purpose Input/Output Driver <td>10.6.2</td> <td></td> <td></td>	10.6.2		
10.6.5 GPT_SetClockSource 180 10.6.6 GPT_GetClockSource 180 10.6.7 GPT_SetClockDivider 180 10.6.8 GPT_GetClockDivider 181 10.6.9 GPT_SetOscClockDivider 181 10.6.10 GPT_GetOscClockDivider 181 10.6.11 GPT_StartTimer 181 10.6.12 GPT_StopTimer 182 10.6.13 GPT_GetCurrentTimerCount 182 10.6.14 GPT_SetInputOperationMode 182 10.6.15 GPT_GetInputOperationMode 182 10.6.16 GPT_GetInputCaptureValue 183 10.6.17 GPT_SetOutputOperationMode 183 10.6.18 GPT_GetOutputOperationMode 184 10.6.19 GPT_SetOutputCompareValue 184 10.6.20 GPT_GetOutputCompareValue 184 10.6.21 GPT_ForceOutput 185 10.6.22 GPT_EnableInterrupts 185 10.6.23 GPT_DisableInterrupts 185 10.6.24 GPT_GetEnabledInterrupts 185 10.6.25 GPT_GetEnabledInterrupts	10.6.3	= 6	
10.6.6 GPT_GetClockSource 180 10.6.7 GPT_SetClockDivider 180 10.6.8 GPT_GetClockDivider 181 10.6.9 GPT_SetOscClockDivider 181 10.6.10 GPT_GetOscClockDivider 181 10.6.11 GPT_StartTimer 181 10.6.12 GPT_StopTimer 182 10.6.13 GPT_GetCurrentTimerCount 182 10.6.14 GPT_SetInputOperationMode 182 10.6.15 GPT_GetInputOperationMode 182 10.6.15 GPT_GetInputCaptureValue 183 10.6.17 GPT_SetOutputOperationMode 183 10.6.18 GPT_GetOutputOperationMode 184 10.6.19 GPT_SetOutputCompareValue 184 10.6.20 GPT_GetOutputCompareValue 184 10.6.21 GPT_ForceOutput 185 10.6.22 GPT_EnableInterrupts 185 10.6.23 GPT_DisableInterrupts 185 10.6.24 GPT_GetStatusFlags 186 10.6.25 GPT_GetStatusFlags 186 Chapter 11 GPIO: General-Purpose Input/Output	10.6.4	_	
10.6.7 GPT_SetClockDivider 180 10.6.8 GPT_GetClockDivider 181 10.6.9 GPT_SetOscClockDivider 181 10.6.10 GPT_GetOscClockDivider 181 10.6.11 GPT_StartTimer 181 10.6.12 GPT_StopTimer 182 10.6.13 GPT_GetCurrentTimerCount 182 10.6.14 GPT_SetInputOperationMode 182 10.6.15 GPT_GetInputOperationMode 182 10.6.16 GPT_GetInputCaptureValue 183 10.6.17 GPT_SetOutputOperationMode 183 10.6.18 GPT_GetOutputOperationMode 184 10.6.19 GPT_SetOutputOperationMode 184 10.6.20 GPT_GetOutputCompareValue 184 10.6.21 GPT_GetOutputCompareValue 184 10.6.22 GPT_EnableInterrupts 185 10.6.23 GPT_DisableInterrupts 185 10.6.24 GPT_GetEnabledInterrupts 185 10.6.25 GPT_GetStatusFlags 186 Chapter 11 GPIO: General-Purpose Input/Output Driver	10.6.5	_	
10.6.8 GPT_GetClockDivider 181 10.6.9 GPT_SetOscClockDivider 181 10.6.10 GPT_GetOscClockDivider 181 10.6.11 GPT_StartTimer 181 10.6.12 GPT_StopTimer 182 10.6.13 GPT_GetCurrentTimerCount 182 10.6.14 GPT_SetInputOperationMode 182 10.6.15 GPT_GetInputOperationMode 182 10.6.16 GPT_GetInputCaptureValue 183 10.6.17 GPT_SetOutputOperationMode 183 10.6.18 GPT_GetOutputOperationMode 184 10.6.19 GPT_SetOutputCompareValue 184 10.6.20 GPT_GetOutputCompareValue 184 10.6.21 GPT_ForceOutput 185 10.6.22 GPT_EnableInterrupts 185 10.6.23 GPT_DisableInterrupts 185 10.6.24 GPT_GetEnableInterrupts 185 10.6.25 GPT_GetStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186 Chapter 11 GPIO: General-Purpose Input/Output Driver	10.6.6		
10.6.9 GPT_SetOscClockDivider 181 10.6.10 GPT_GetOscClockDivider 181 10.6.11 GPT_StartTimer 181 10.6.12 GPT_StopTimer 182 10.6.13 GPT_GetCurrentTimerCount 182 10.6.14 GPT_SetInputOperationMode 182 10.6.15 GPT_GetInputOperationMode 182 10.6.16 GPT_GetInputCapture Value 183 10.6.17 GPT_SetOutputOperationMode 183 10.6.18 GPT_GetOutputOperationMode 184 10.6.19 GPT_SetOutputCompare Value 184 10.6.20 GPT_GetOutputCompare Value 184 10.6.21 GPT_ForceOutput 185 10.6.22 GPT_EnableInterrupts 185 10.6.23 GPT_DisableInterrupts 185 10.6.24 GPT_GetEnabledInterrupts 185 10.6.25 GPT_GetStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186 1 GPT_Cl	10.6.7	_	
10.6.10 GPT_GetOscClockDivider 181 10.6.11 GPT_StartTimer 181 10.6.12 GPT_StopTimer 182 10.6.13 GPT_GetCurrentTimerCount 182 10.6.14 GPT_SetInputOperationMode 182 10.6.15 GPT_GetInputOperationMode 182 10.6.16 GPT_GetInputCaptureValue 183 10.6.17 GPT_SetOutputOperationMode 183 10.6.18 GPT_GetOutputOperationMode 184 10.6.19 GPT_SetOutputCompareValue 184 10.6.20 GPT_GetOutputCompareValue 184 10.6.21 GPT_ForceOutput 185 10.6.22 GPT_EnableInterrupts 185 10.6.23 GPT_DisableInterrupts 185 10.6.24 GPT_GetEnabledInterrupts 185 10.6.25 GPT_GetStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186 Chapter 11 GPIO: General-Purpose Input/Output Driver		-	
10.6.11 GPT_StartTimer 181 10.6.12 GPT_StopTimer 182 10.6.13 GPT_GetCurrentTimerCount 182 10.6.14 GPT_SetInputOperationMode 182 10.6.15 GPT_GetInputOperationMode 182 10.6.16 GPT_GetInputCaptureValue 183 10.6.17 GPT_SetOutputOperationMode 183 10.6.18 GPT_GetOutputOperationMode 184 10.6.19 GPT_SetOutputCompareValue 184 10.6.20 GPT_GetOutputCompareValue 184 10.6.21 GPT_GetOutputCompare Value 185 10.6.22 GPT_EnableInterrupts 185 10.6.23 GPT_DisableInterrupts 185 10.6.24 GPT_GetEnabledInterrupts 185 10.6.25 GPT_GetStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186			
10.6.12 GPT_StopTimer 182 10.6.13 GPT_GetCurrentTimerCount 182 10.6.14 GPT_SetInputOperationMode 182 10.6.15 GPT_GetInputOperationMode 182 10.6.16 GPT_GetInputCaptureValue 183 10.6.17 GPT_SetOutputOperationMode 183 10.6.18 GPT_GetOutputOperationMode 184 10.6.19 GPT_SetOutputCompareValue 184 10.6.20 GPT_GetOutputCompareValue 184 10.6.21 GPT_ForceOutput 185 10.6.22 GPT_EnableInterrupts 185 10.6.23 GPT_DisableInterrupts 185 10.6.24 GPT_GetEnabledInterrupts 185 10.6.25 GPT_GetStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186		_	
10.6.13 GPT_GetCurrentTimerCount 182 10.6.14 GPT_SetInputOperationMode 182 10.6.15 GPT_GetInputOperationMode 182 10.6.16 GPT_GetInputCaptureValue 183 10.6.17 GPT_SetOutputOperationMode 183 10.6.18 GPT_GetOutputOperationMode 184 10.6.19 GPT_SetOutputCompareValue 184 10.6.20 GPT_GetOutputCompareValue 185 10.6.21 GPT_ForceOutput 185 10.6.22 GPT_EnableInterrupts 185 10.6.23 GPT_DisableInterrupts 185 10.6.24 GPT_GetEnabledInterrupts 185 10.6.25 GPT_GetStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186 Chapter 11 GPIO: General-Purpose Input/Output Driver			
10.6.14 GPT_SetInputOperationMode 182 10.6.15 GPT_GetInputOperationMode 182 10.6.16 GPT_GetInputCapture Value 183 10.6.17 GPT_SetOutputOperationMode 183 10.6.18 GPT_GetOutputOperationMode 184 10.6.19 GPT_SetOutputCompare Value 184 10.6.20 GPT_GetOutputCompare Value 184 10.6.21 GPT_ForceOutput 185 10.6.22 GPT_EnableInterrupts 185 10.6.23 GPT_DisableInterrupts 185 10.6.24 GPT_GetEnabledInterrupts 185 10.6.25 GPT_GetStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186 Chapter 11 GPIO: General-Purpose Input/Output Driver			
10.6.15 GPT_GetInputOperationMode 182 10.6.16 GPT_GetInputCaptureValue 183 10.6.17 GPT_SetOutputOperationMode 183 10.6.18 GPT_GetOutputOperationMode 184 10.6.19 GPT_SetOutputCompareValue 184 10.6.20 GPT_GetOutputCompareValue 184 10.6.21 GPT_ForceOutput 185 10.6.22 GPT_EnableInterrupts 185 10.6.23 GPT_DisableInterrupts 185 10.6.24 GPT_GetEnabledInterrupts 185 10.6.25 GPT_GetStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186 Chapter 11 GPIO: General-Purpose Input/Output Driver		_	
10.6.16 GPT_GetInputCaptureValue 183 10.6.17 GPT_SetOutputOperationMode 183 10.6.18 GPT_GetOutputOperationMode 184 10.6.19 GPT_SetOutputCompareValue 184 10.6.20 GPT_GetOutputCompareValue 184 10.6.21 GPT_ForceOutput 185 10.6.22 GPT_EnableInterrupts 185 10.6.23 GPT_DisableInterrupts 185 10.6.24 GPT_GetEnabledInterrupts 185 10.6.25 GPT_GetStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186 Chapter 11 GPIO: General-Purpose Input/Output Driver			
10.6.17 GPT_SetOutputOperationMode 183 10.6.18 GPT_GetOutputOperationMode 184 10.6.19 GPT_SetOutputCompare Value 184 10.6.20 GPT_GetOutputCompare Value 184 10.6.21 GPT_ForceOutput 185 10.6.22 GPT_EnableInterrupts 185 10.6.23 GPT_DisableInterrupts 185 10.6.24 GPT_GetEnabledInterrupts 185 10.6.25 GPT_GetStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186 Chapter 11 GPIO: General-Purpose Input/Output Driver			
10.6.18 GPT_GetOutputOperationMode 184 10.6.19 GPT_SetOutputCompareValue 184 10.6.20 GPT_GetOutputCompareValue 184 10.6.21 GPT_ForceOutput 185 10.6.22 GPT_EnableInterrupts 185 10.6.23 GPT_DisableInterrupts 185 10.6.24 GPT_GetEnabledInterrupts 185 10.6.25 GPT_GetStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186 Chapter 11 GPIO: General-Purpose Input/Output Driver			
10.6.19 GPT_SetOutputCompareValue 184 10.6.20 GPT_GetOutputCompareValue 184 10.6.21 GPT_ForceOutput 185 10.6.22 GPT_EnableInterrupts 185 10.6.23 GPT_DisableInterrupts 185 10.6.24 GPT_GetEnabledInterrupts 185 10.6.25 GPT_GetStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186 Chapter 11 GPIO: General-Purpose Input/Output Driver			
10.6.20 GPT_GetOutputCompareValue 184 10.6.21 GPT_ForceOutput 185 10.6.22 GPT_EnableInterrupts 185 10.6.23 GPT_DisableInterrupts 185 10.6.24 GPT_GetEnabledInterrupts 185 10.6.25 GPT_GetStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186 Chapter 11 GPIO: General-Purpose Input/Output Driver			
10.6.21 GPT_ForceOutput 185 10.6.22 GPT_EnableInterrupts 185 10.6.23 GPT_DisableInterrupts 185 10.6.24 GPT_GetEnabledInterrupts 185 10.6.25 GPT_GetStatusFlags 186 10.6.26 GPT_ClearStatusFlags 186 Chapter 11 GPIO: General-Purpose Input/Output Driver			
10.6.22 GPT_EnableInterrupts		_ 1 1	
10.6.23 GPT_DisableInterrupts		*	
10.6.24 GPT_GetEnabledInterrupts			
10.6.25 GPT_GetStatusFlags			
10.6.26 GPT_ClearStatusFlags		±	
Chapter 11 GPIO: General-Purpose Input/Output Driver			
			180
11.1 Overview	Chapte	r 11 GPIO: General-Purpose Input/Output Driver	
	11.1	Overview · · · · · · · · · · · · · · · · · · ·	187

-	_	•		
•	•	11	н	n

Section	n No.	Page No.
11.2	Typical use case · · · · · · · · · · · · · · · · · · ·	187
11.2.1	Input Operation · · · · · · · · · · · · · · · · · · ·	187
11.3	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
11.3.1	struct gpio_pin_config_t · · · · · · · · · · · · · · · · · · ·	189
	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
11.4.1	FSL_GPIO_DRIVER_VERSION · · · · · · · · · · · · · · · · · · ·	189
	Enumeration Type Documentation	189
11.5.1	gpio_pin_direction_t · · · · · · · · · · · · · · · · · · ·	
11.5.2	gpio_interrupt_mode_t · · · · · · · · · · · · · · · · · · ·	189
11.6	Function Documentation · · · · · · · · · · · · · · · · · · ·	
11.6.1	GPIO_PinInit · · · · · · · · · · · · · · · · · · ·	
11.6.2	GPIO_PinWrite · · · · · · · · · · · · · · · · · · ·	
11.6.3	GPIO_WritePinOutput · · · · · · · · · · · · · · · · · · ·	
11.6.4	GPIO_PortSet · · · · · · · · · · · · · · · · · · ·	
11.6.5	GPIO_SetPinsOutput······	
11.6.6	GPIO_PortClear · · · · · · · · · · · · · · · · · · ·	
11.6.7	GPIO_ClearPinsOutput······	
11.6.8	GPIO_PortToggle · · · · · · · · · · · · · · · · · · ·	
11.6.9	GPIO_PinRead · · · · · · · · · · · · · · · · · · ·	
11.6.10	= 1	
11.6.11		
11.6.12		
11.6.13	<u> </u>	
11.6.14		
11.6.15	_	
11.6.16	— I	
11.6.17	= 1	
11.6.18		
11.6.19		
11.6.20		
11.6.21		
11.6.22	GPIO_ClearPinsInterruptFlags · · · · · · · · · · · · · · · · · · ·	197
Chapte	er 12 I2C: Inter-Integrated Circuit Driver	
12.1	Overview ·····	199
12.2	I2C Driver · · · · · · · · · · · · · · · · · · ·	200
12.2.1	Overview ·····	
12.2.2	Typical use case · · · · · · · · · · · · · · · · · · ·	
12.2.3	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	

_			4	1	
	•	1	1	П	Δ
			ı	и	

Section	n No.	Page No.
12.2.4	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	208
12.2.5	Typedef Documentation · · · · · · · · · · · · · · · · · · ·	208
12.2.6	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	208
12.2.7	Function Documentation	210
12.3	I2C FreeRTOS Driver · · · · · · · · · · · · · · · · · · ·	
12.3.1	Overview ·····	_
12.3.2	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
12.3.3	Function Documentation	223
12.4	I2C CMSIS Driver · · · · · · · · · · · · · · · · · · ·	
12.4.1	I2C CMSIS Driver · · · · · · · · · · · · · · · · · · ·	226
Chapte	er 13 PWM: Pulse Width Modulation Driver	
13.1	Overview ·····	228
13.2	PWM Driver · · · · · · · · · · · · · · · · · · ·	228
13.2.1	Initialization and deinitialization · · · · · · · · · · · · · · · · · · ·	228
13.3	Typical use case	
13.3.1	PWM output ·····	228
13.4	Enumeration Type Documentation	
13.4.1	pwm_clock_source_t · · · · · · · · · · · · · · · · · · ·	
13.4.2	pwm_fifo_water_mark_t······	
13.4.3	pwm_byte_data_swap_t · · · · · · · · · · · · · · · · · · ·	
13.4.4	pwm_half_word_data_swap_t · · · · · · · · · · · · · · · · · · ·	
13.4.5	pwm_output_configuration_t · · · · · · · · · · · · · · · · · · ·	
13.4.6	pwm_sample_repeat_t · · · · · · · · · · · · · · · · · ·	
13.4.7		
13.4.8 13.4.9	pwm_status_flags_t · · · · · · · · · · · · · · · · · · ·	
13.4.9		
13.5	Function Documentation · · · · · · · · · · · · · · · · · · ·	
13.5.1	PWM_Init · · · · · · · · · · · · · · · · · · ·	
13.5.2	PWM_Deinit · · · · · · · · · · · · · · · · · · ·	
13.5.3	PWM_GetDefaultConfig · · · · · · · · · · · · · · · · · · ·	
13.5.4	PWM_StartTimer · · · · · · · · · · · · · · · · · · ·	
13.5.5	PWM_StopTimer · · · · · · · · · · · · · · · · · · ·	
13.5.6	PWM_SoftwareReset · · · · · · · · · · · · · · · · · · ·	
13.5.7	PWM_EnableInterrupts · · · · · · · · · · · · · · · · · · ·	
13.5.8	PWM_DisableInterrupts · · · · · · · · · · · · · · · · · · ·	
13.5.9	PWM_GetEnabledInterrupts · · · · · · · · · · · · · · · · · · ·	
13.5.10		
13.5.11	PWM_clearStatusFlags · · · · · · · · · · · · · · · · · · ·	236

_	п.	4		
	H	IT.	lŧ	١

Section I	No.	age No.
13.5.12	PWM_GetFIFOAvailable · · · · · · · · · · · · · · · · · · ·	237
13.5.13	PWM_SetSampleValue · · · · · · · · · · · · · · · · · · ·	
13.5.14	PWM_GetSampleValue · · · · · · · · · · · · · · · · · · ·	
13.5.15	PWM_SetPeriodValue · · · · · · · · · · · · · · · · · · ·	
13.5.16	PWM GetPeriodValue · · · · · · · · · · · · · · · · · · ·	
13.5.17	PWM_GetCounterValue · · · · · · · · · · · · · · · · · · ·	
Chapter	14 UART: Universal Asynchronous Receiver/Transmitter Driver	
14.1 O	verview ·····	240
14.2 U	ART Driver	
14.2.1	Overview ·····	
14.2.2	Typical use case · · · · · · · · · · · · · · · · · · ·	
14.2.3	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
14.2.4	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
14.2.5	Typedef Documentation · · · · · · · · · · · · · · · · · · ·	
14.2.6	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	
14.2.7	Function Documentation · · · · · · · · · · · · · · · · · · ·	
14.2.8	Variable Documentation · · · · · · · · · · · · · · · · · · ·	266
14.3 U	ART FreeRTOS Driver	
14.3.1	Overview ·····	
14.3.2	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
14.3.3	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
14.3.4	Function Documentation	268
14.4 U	ART SDMA Driver	
14.4.1	Overview ·····	270
14.4.2	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
14.4.3	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
14.4.4	Typedef Documentation · · · · · · · · · · · · · · · · · · ·	
14.4.5	Function Documentation	272
14.5 U	ART CMSIS Driver · · · · · · · · · · · · · · · · · · ·	
14.5.1	Function groups · · · · · · · · · · · · · · · · · · ·	276
Chapter	15 MU: Messaging Unit	
15.1 O	verview ·····	278
15.2 F	unction description · · · · · · · · · · · · · · · · · · ·	279
15.2 F 15.2.1	MU initialization	
15.2.1	MU message	
15.2.2	MU flags · · · · · · · · · · · · · · · · · · ·	
13.4.3	MIO Hago	219

_	п.	4		
	H	IT.	lŧ	١

Section	n No.	Page No.
15.2.4	Status and interrupt · · · · · · · · · · · · · · · · · · ·	279
15.2.5	MU misc functions · · · · · · · · · · · · · · · · · · ·	279
15.3	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	282
15.3.1	FSL_MU_DRIVER_VERSION · · · · · · · · · · · · · · · · · · ·	282
15.4	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	282
15.4.1	_mu_status_flags · · · · · · · · · · · · · · · · · · ·	282
15.4.2	_mu_interrupt_enable · · · · · · · · · · · · · · · · · · ·	282
15.4.3	_mu_interrupt_trigger · · · · · · · · · · · · · · · · · · ·	283
15.5	Function Documentation · · · · · · · · · · · · · · · · · · ·	283
15.5.1	MU_Init · · · · · · · · · · · · · · · · · · ·	
15.5.2	MU_Deinit · · · · · · · · · · · · · · · · · · ·	
15.5.3	MU_SendMsgNonBlocking · · · · · · · · · · · · · · · · · · ·	
15.5.4	$MU_SendMsg \cdots \cdots$	
15.5.5	MU_ReceiveMsgNonBlocking · · · · · · · · · · · · · · · · · · ·	284
15.5.6	MU_ReceiveMsg · · · · · · · · · · · · · · · · · · ·	
15.5.7	MU_SetFlagsNonBlocking · · · · · · · · · · · · · · · · · · ·	285
15.5.8	MU_SetFlags · · · · · · · · · · · · · · · · · · ·	
15.5.9	MU_GetFlags · · · · · · · · · · · · · · · · · · ·	
15.5.10		
15.5.11		
15.5.12		
15.5.13	= 1	
15.5.14	= 1	
15.5.15		
15.5.16	6 MU_ClearNmi · · · · · · · · · · · · · · · · · · ·	289
15.5.17	7 MU_BootCoreB · · · · · · · · · · · · · · · · · · ·	289
15.5.18	8 MU_HoldCoreBReset · · · · · · · · · · · · · · · · · · ·	290
15.5.19	9 MU_BootOtherCore · · · · · · · · · · · · · · · · · · ·	290
15.5.20	MU_HoldOtherCoreReset · · · · · · · · · · · · · · · · · · ·	290
15.5.21	1 MU_ResetBothSides · · · · · · · · · · · · · · · · · · ·	291
15.5.22	2 MU_HardwareResetOtherCore · · · · · · · · · · · · · · · · · · ·	291
15.5.23	3 MU_SetClockOnOtherCoreEnable · · · · · · · · · · · · · · · · · · ·	292
15.5.24		
Chapt	er 16 PDM: Microphone Interface	
16.1	Overview ·····	293
16.2	Typical use case · · · · · · · · · · · · · · · · · · ·	293
16.3	PDM Driver	
16.3.1		
10.5.1	OVOLVICW	· · ∠24

r	r	: 4	ŀ	ما
		п	П	ч

Section	ı No.	Page No
16.3.2	Typical use case · · · · · · · · · · · · · · · · · · ·	294
16.3.3	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
16.3.4	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	305
16.3.5	Function Documentation	309
16.4	PDM SDMA Driver · · · · · · · · · · · · · · · · · · ·	326
16.4.1	Typical use case · · · · · · · · · · · · · · · · · · ·	326
16.4.2	Overview ·····	326
16.4.3	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	327
16.4.4	Function Documentation · · · · · · · · · · · · · · · · · · ·	328
Chapte	er 17 RDC: Resource Domain Controller	
17.1	Overview ·····	331
17.2	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	333
17.2.1	struct rdc_hardware_config_t·····	
17.2.2	struct rdc_domain_assignment_t · · · · · · · · · · · · · · · · · ·	
17.2.3	struct rdc_periph_access_config_t · · · · · · · · · · · · · · · · · · ·	
17.2.4	struct rdc_mem_access_config_t·····	
17.2.5	struct rdc_mem_status_t · · · · · · · · · · · · · · · · · · ·	335
	Enumeration Type Documentation	335
17.3.1	_rdc_interrupts · · · · · · · · · · · · · · · · · · ·	
17.3.2	_rdc_flags·····	
17.3.3	_rdc_access_policy · · · · · · · · · · · · · · · · · · ·	336
	Function Documentation · · · · · · · · · · · · · · · · · · ·	
17.4.1	RDC_Init · · · · · · · · · · · · · · · · · · ·	
17.4.2	RDC_Deinit·····	
17.4.3	RDC_GetHardwareConfig · · · · · · · · · · · · · · · · · · ·	
17.4.4	RDC_EnableInterrupts · · · · · · · · · · · · · · · · · · ·	
17.4.5	RDC_DisableInterrupts · · · · · · · · · · · · · · · · · · ·	
17.4.6	RDC_GetInterruptStatus · · · · · · · · · · · · · · · · · · ·	
17.4.7	RDC_ClearInterruptStatus · · · · · · · · · · · · · · · · · · ·	
17.4.8	RDC_GetStatus · · · · · · · · · · · · · · · · · · ·	
17.4.9	RDC_ClearStatus · · · · · · · · · · · · · · · · · · ·	
17.4.10		
17.4.11	<u> </u>	
17.4.12		
17.4.13		
17.4.14		
17.4.15		
17.4.16		
17.4.17	RDC_SetMemAccessConfig · · · · · · · · · · · · · · · · · · ·	

_	п.	4		
	H	IT.	lŧ	١

Section No.	Page No.
17.4.18 RDC_GetDefaultMemAccessConfig · · · · · · · · · · · · · · · · · · ·	341
17.4.19 RDC_LockMemAccessConfig · · · · · · · · · · · · · · · · · · ·	
17.4.20 RDC_SetMemAccessValid · · · · · · · · · · · · · · · · · · ·	
17.4.21 RDC_GetMemViolationStatus ······	
17.4.22 RDC_ClearMemViolationFlag · · · · · · · · · · · · · · · · · · ·	
17.4.23 RDC_GetMemAccessPolicy · · · · · · · · · · · · · · · · · · ·	
17.4.24 RDC_GetCurrentMasterDomainId······	
Chapter 18 RDC_SEMA42: Hardware Semaphores Driver	
18.1 Overview	344
18.2 Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
18.2.1 RDC_SEMA42_GATE_NUM_RESET_ALL	345
18.2.2 RDC_SEMA42_GATEn · · · · · · · · · · · · · · · · · · ·	
18.2.3 RDC_SEMA42_GATE_COUNT······	345
18.3 Function Documentation	345
18.3.1 RDC_SEMA42_Init	
18.3.2 RDC_SEMA42_Deinit · · · · · · · · · · · · · · · · · · ·	345
18.3.3 RDC_SEMA42_TryLock · · · · · · · · · · · · · · · · · · ·	
18.3.4 RDC_SEMA42_Lock · · · · · · · · · · · · · · · · · · ·	
18.3.5 RDC_SEMA42_Unlock · · · · · · · · · · · · · · · · · · ·	
18.3.6 RDC_SEMA42_GetLockMasterIndex · · · · · · · · · · · · · · · · · · ·	
18.3.7 RDC_SEMA42_GetLockDomainID · · · · · · · · · · · · · · · · · · ·	
18.3.8 RDC_SEMA42_ResetGate · · · · · · · · · · · · · · · · · · ·	
18.3.9 RDC_SEMA42_ResetAllGates·····	349
Chapter 19 SAI: Serial Audio Interface	
19.1 Overview	350
19.2 Typical configurations	350
19.3 Typical use case	
19.3.1 SAI Send/receive using an interrupt method · · · · · · · · · · · · · · · · · · ·	
19.3.2 SAI Send/receive using a DMA method · · · · · · · · · · · · · · · · · · ·	
19.4 Typical use case · · · · · · · · · · · · · · · · · · ·	351
19.5 SAI Driver	
19.5.1 Overview	
19.5.2 Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
19.5.3 Macro Definition Documentation	
19.5.4 Enumeration Type Documentation	
19.5.5 Function Documentation · · · · · · · · · · · · · · · · · · ·	366

r	I	٦,	i	1	ŀ.	ı	e

Section	No.	Page No.
19.6	SAI SDMA Driver · · · · · · · · · · · · · · · · · · ·	
19.6.1	Typical use case · · · · · · · · · · · · · · · · · · ·	
19.6.2	Overview · · · · · · · · · · · · · · · · · · ·	
19.6.3	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
19.6.4	Function Documentation · · · · · · · · · · · · · · · · · · ·	400
Chapte	r 20 SDMA: Smart Direct Memory Access (SDMA) Controller D	river
20.1	Overview ······	406
20.2	Typical use case · · · · · · · · · · · · · · · · · · ·	
20.2.1	SDMA Operation · · · · · · · · · · · · · · · · · · ·	406
20.3	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
20.3.1	struct sdma_config_t · · · · · · · · · · · · · · · · · · ·	
20.3.2	struct sdma_multi_fifo_config_t · · · · · · · · · · · · · · · · · · ·	
20.3.3	struct sdma_sw_done_config_t · · · · · · · · · · · · · · · · · · ·	
20.3.4	struct sdma_p2p_config_t · · · · · · · · · · · · · · · · · · ·	
20.3.5	struct sdma_transfer_config_t · · · · · · · · · · · · · · · · · · ·	
20.3.6	struct sdma_buffer_descriptor_t · · · · · · · · · · · · · · · · · · ·	
20.3.7	struct sdma_channel_control_t · · · · · · · · · · · · · · · · · · ·	
20.3.8	struct sdma_context_data_t · · · · · · · · · · · · · · · · · · ·	
20.3.9	struct sdma_handle_t · · · · · · · · · · · · · · · · · · ·	415
20.4 I	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	416
20.4.1	FSL_SDMA_DRIVER_VERSION · · · · · · · · · · · · · · · · · · ·	416
20.5	Typedef Documentation · · · · · · · · · · · · · · · · · · ·	416
20.5.1	sdma_callback·····	416
20.6	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	
20.6.1	sdma_transfer_size_t · · · · · · · · · · · · · · · · · · ·	
20.6.2	sdma_bd_status_t · · · · · · · · · · · · · · · · · · ·	
20.6.3	sdma_bd_command_t · · · · · · · · · · · · · · · · · · ·	
20.6.4	$sdma_context_switch_mode_t \cdots \cdots$	
20.6.5	sdma_clock_ratio_t · · · · · · · · · · · · · · · · · · ·	
20.6.6	sdma_transfer_type_t · · · · · · · · · · · · · · · · · · ·	
20.6.7	sdma_peripheral_t · · · · · · · · · · · · · · · · · · ·	
20.6.8	anonymous enum · · · · · · · · · · · · · · · · · · ·	
20.6.9	anonymous enum · · · · · · · · · · · · · · · · · · ·	
20.6.10	anonymous enum · · · · · · · · · · · · · · · · · · ·	
20.6.11	anonymous enum · · · · · · · · · · · · · · · · · · ·	
20.6.12	sdma_done_src_t · · · · · · · · · · · · · · · · · · ·	419
20.7	Function Documentation · · · · · · · · · · · · · · · · · · ·	
20.7.1	SDMA_Init · · · · · · · · · · · · · · · · · · ·	420

-	_	•		
•	•	11	н	n

Section	No.	Page No.
20.7.2	SDMA_Deinit · · · · · · · · · · · · · · · · · · ·	421
20.7.3	SDMA_GetDefaultConfig · · · · · · · · · · · · · · · · · · ·	422
20.7.4	SDMA_ResetModule · · · · · · · · · · · · · · · · · · ·	
20.7.5	SDMA_EnableChannelErrorInterrupts · · · · · · · · · · · · · · · · · · ·	422
20.7.6	SDMA_DisableChannelErrorInterrupts · · · · · · · · · · · · · · · · · · ·	422
20.7.7	SDMA_ConfigBufferDescriptor · · · · · · · · · · · · · · · · · · ·	423
20.7.8	SDMA_SetChannelPriority · · · · · · · · · · · · · · · · · · ·	
20.7.9	SDMA_SetSourceChannel · · · · · · · · · · · · · · · · · · ·	
20.7.10	SDMA_StartChannelSoftware · · · · · · · · · · · · · · · · · · ·	
20.7.11	SDMA_StartChannelEvents · · · · · · · · · · · · · · · · · · ·	
20.7.12	SDMA_StopChannel · · · · · · · · · · · · · · · · · · ·	
20.7.13	SDMA_SetContextSwitchMode · · · · · · · · · · · · · · · · · · ·	
20.7.14	SDMA_GetChannelInterruptStatus · · · · · · · · · · · · · · · · · · ·	
20.7.15	SDMA_ClearChannelInterruptStatus · · · · · · · · · · · · · · · · · · ·	425
20.7.16	SDMA_GetChannelStopStatus · · · · · · · · · · · · · · · · · · ·	
20.7.17	SDMA_ClearChannelStopStatus · · · · · · · · · · · · · · · · · · ·	
20.7.18	SDMA_GetChannelPendStatus · · · · · · · · · · · · · · · · · · ·	
20.7.19	SDMA_ClearChannelPendStatus · · · · · · · · · · · · · · · · · · ·	
20.7.20	SDMA_GetErrorStatus · · · · · · · · · · · · · · · · · · ·	
20.7.21	SDMA_GetRequestSourceStatus · · · · · · · · · · · · · · · · · · ·	
20.7.22	SDMA_CreateHandle · · · · · · · · · · · · · · · · · · ·	
20.7.23	SDMA_InstallBDMemory · · · · · · · · · · · · · · · · · · ·	
20.7.24	SDMA_SetCallback · · · · · · · · · · · · · · · · · · ·	
20.7.25	SDMA_SetMultiFifoConfig · · · · · · · · · · · · · · · · · · ·	
20.7.26	SDMA_EnableSwDone · · · · · · · · · · · · · · · · · · ·	
20.7.27	SDMA_SetDoneConfig · · · · · · · · · · · · · · · · · · ·	
20.7.28	SDMA_LoadScript · · · · · · · · · · · · · · · · · · ·	
20.7.29		
20.7.30	SDMA_GetRamScriptVersion	
20.7.31 20.7.32	SDMA_PrepareTransfer · · · · · · · · · · · · · · · · · · ·	
20.7.32	SDMA_SubmitTransfer	
20.7.34	SDMA_StartTransfer	
20.7.35	SDMA_StartTransfer	
20.7.36	SDMA_AbortTransfer · · · · · · · · · · · · · · · · · · ·	
20.7.37	SDMA_GetTransferredBytes······	
20.7.38	SDMA_HandleIRQ · · · · · · · · · · · · · · · · · · ·	
20.7.30	DDM1_nandom(15.1
Chapter	r 21 SEMA4: Hardware Semaphores Driver	
21.1	Overview ·····	435
21.2 I	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
21.2.1	SEMA4_GATE_NUM_RESET_ALL······	
∠1.∠.1	SDIME I_OTED_ITOM_RESDET_TED	430

_	п.	4		
	H	IT.	lŧ	١

Section No.	Page No.
21.3 Function Documentation · · · · · · · · · · · · · · · · · · ·	436
21.3.1 SEMA4_Init	436
21.3.2 SEMA4_Deinit · · · · · · · · · · · · · · · · · · ·	436
21.3.3 SEMA4_TryLock · · · · · · · · · · · · · · · · · · ·	436
21.3.4 SEMA4_Lock · · · · · · · · · · · · · · · · · · ·	437
21.3.5 SEMA4_Unlock · · · · · · · · · · · · · · · · · · ·	437
21.3.6 SEMA4_GetLockProc ······	437
21.3.7 SEMA4_ResetGate · · · · · · · · · · · · · · · · · · ·	
21.3.8 SEMA4_ResetAllGates · · · · · · · · · · · · · · · · · · ·	
21.3.9 SEMA4_EnableGateNotifyInterrupt · · · · · · · · · · · · · · · · · · ·	
21.3.10 SEMA4_DisableGateNotifyInterrupt······	
21.3.11 SEMA4_GetGateNotifyStatus·····	
21.3.12 SEMA4_ResetGateNotify · · · · · · · · · · · · · · · · · · ·	
21.3.13 SEMA4_ResetAllGateNotify · · · · · · · · · · · · · · · · · · ·	440
Chapter 22 TMU: Thermal Management Unit Driver	
22.1 Overview	442
22.2 Th. 1.1	4.40
22.2 Typical use case	
22.2.1 Monitor and report Configuration	442
22.3 Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
22.3.1 struct tmu_thresold_config_t · · · · · · · · · · · · · · · · · · ·	
22.3.2 struct tmu_interrupt_status_t · · · · · · · · · · · · · · · · · · ·	
22.3.3 struct tmu_config_t · · · · · · · · · · · · · · · · · · ·	
22.4 Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
22.4.1 FSL_TMU_DRIVER_VERSION······	· · · · · 446
22.5 Enumeration Type Documentation	446
22.5.1 _tmu_interrupt_enable · · · · · · · · · · · · · · · · · · ·	446
22.5.2 _tmu_interrupt_status_flags · · · · · · · · · · · · · · · · · · ·	447
22.5.3 tmu_average_low_pass_filter_t · · · · · · · · · · · · · · · · · · ·	
22.5.4 tmu_amplifier_gain_t · · · · · · · · · · · · · · · · · · ·	
22.5.5 tmu_amplifier_reference_voltage_t · · · · · · · · · · · · · · · · · · ·	448
	4.46
22.6 Function Documentation	
22.6.1 TMU_Init	
22.6.2 TMU_Deinit · · · · · · · · · · · · · · · · · · ·	
22.6.3 TMU_GetDefaultConfig · · · · · · · · · · · · · · · · · · ·	
22.6.4 TMU_Enable · · · · · · · · · · · · · · · · · · ·	
22.6.5 TMU_EnableInterrupts · · · · · · · · · · · · · · · · · · ·	
22.6.6 TMU_DisableInterrupts	
22.6.7 TMU_GetInterruptStatusFlags · · · · · · · · · · · · · · · · · · ·	$\cdots 450$

r	r	4	l۸
		н.	ıe

Section	No.	Page No.
22.6.8	TMU_ClearInterruptStatusFlags · · · · · · · · · · · · · · · · · · ·	450
22.6.9	TMU_GetImmediateTemperature · · · · · · · · · · · · · · · · · · ·	450
22.6.10	TMU_GetAverageTemperature · · · · · · · · · · · · · · · · · · ·	
22.6.11	TMU_SetHighTemperatureThresold · · · · · · · · · · · · · · · · · · ·	
Chapte	r 23 WDOG: Watchdog Timer Driver	
23.1	Overview ·····	453
23.2	Typical use case · · · · · · · · · · · · · · · · · · ·	453
	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
23.3.1	struct wdog_work_mode_t · · · · · · · · · · · · · · · · · · ·	
23.3.2	struct wdog_config_t · · · · · · · · · · · · · · · · · · ·	454
23.4	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	455
23.4.1	_wdog_interrupt_enable · · · · · · · · · · · · · · · · · · ·	
23.4.2	_wdog_status_flags · · · · · · · · · · · · · · · · · · ·	455
23.5	Function Documentation · · · · · · · · · · · · · · · · · · ·	455
23.5.1	WDOG_GetDefaultConfig · · · · · · · · · · · · · · · · · · ·	
23.5.2	WDOG_Init · · · · · · · · · · · · · · · · · · ·	
23.5.3	WDOG_Deinit ·····	
23.5.4	WDOG Enable	
23.5.5	WDOG_Disable · · · · · · · · · · · · · · · · · · ·	
23.5.6	WDOG_TriggerSystemSoftwareReset · · · · · · · · · · · · · · · · · · ·	
23.5.7	WDOG_TriggerSoftwareSignal · · · · · · · · · · · · · · · · · · ·	
23.5.8	WDOG_EnableInterrupts · · · · · · · · · · · · · · · · · · ·	
23.5.9	WDOG_GetStatusFlags · · · · · · · · · · · · · · · · · · ·	459
23.5.10	WDOG_ClearInterruptStatus · · · · · · · · · · · · · · · · · · ·	459
23.5.11	WDOG_SetTimeoutValue · · · · · · · · · · · · · · · · · · ·	
23.5.12	WDOG_SetInterrputTimeoutValue · · · · · · · · · · · · · · · · · · ·	460
23.5.13	WDOG_DisablePowerDownEnable·····	
23.5.14	WDOG_Refresh · · · · · · · · · · · · · · · · · · ·	461
Chapte	r 24 Debug Console	
24.1	Overview ·····	162
24.1	Overview	402
24.2	Function groups · · · · · · · · · · · · · · · · · · ·	
24.2.1	Initialization · · · · · · · · · · · · · · · · · · ·	
24.2.2	Advanced Feature · · · · · · · · · · · · · · · · · · ·	
24.2.3	SDK_DEBUGCONSOLE and SDK_DEBUGCONSOLE_UART · · · · · · · · · · · · · · · · · · ·	467
24.3	Typical use case · · · · · · · · · · · · · · · · · · ·	468

r	I	٦,	i	1	ŀ.	ı	e

Section	n No.	Page No.
24.4	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	470
24.4.1	DEBUGCONSOLE_REDIRECT_TO_TOOLCHAIN · · · · · · · · · · · · · · · · · · ·	470
24.4.2	DEBUGCONSOLE_REDIRECT_TO_SDK · · · · · · · · · · · · · · · · · · ·	
24.4.3	DEBUGCONSOLE_DISABLE · · · · · · · · · · · · · · · · · · ·	
24.4.4	SDK_DEBUGCONSOLE · · · · · · · · · · · · · · · · · · ·	470
24.4.5	PRINTF · · · · · · · · · · · · · · · · · · ·	470
24.5	Function Documentation · · · · · · · · · · · · · · · · · · ·	
24.5.1	DbgConsole_Init · · · · · · · · · · · · · · · · · · ·	
24.5.2	DbgConsole_Deinit · · · · · · · · · · · · · · · · · · ·	
24.5.3	DbgConsole_EnterLowpower · · · · · · · · · · · · · · · · · · ·	
24.5.4	DbgConsole_ExitLowpower · · · · · · · · · · · · · · · · · · ·	
24.5.5	DbgConsole_Printf · · · · · · · · · · · · · · · · · · ·	
24.5.6	DbgConsole_Vprintf · · · · · · · · · · · · · · · · · · ·	
24.5.7	DbgConsole_Putchar · · · · · · · · · · · · · · · · · · ·	
24.5.8	DbgConsole_Scanf · · · · · · · · · · · · · · · · · · ·	
24.5.9		
24.5.10		
24.5.1	\mathcal{C}	
24.5.12		
24.5.13	3 DbgConsole_TryGetchar · · · · · · · · · · · · · · · · · · ·	475
24.6	debug console configuration · · · · · · · · · · · · · · · · · · ·	
24.6.1	Overview ·····	
24.6.2	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	478
24.7	Semihosting · · · · · · · · · · · · · · · · · · ·	
24.7.1	Guide Semihosting for IAR · · · · · · · · · · · · · · · · · · ·	
24.7.2	Guide Semihosting for Keil µVision······	
24.7.3	Guide Semihosting for MCUXpresso IDE · · · · · · · · · · · · · · · · · · ·	
24.7.4	Guide Semihosting for ARMGCC · · · · · · · · · · · · · · · · · ·	481
24.8	SWO	
24.8.1	Guide SWO for SDK · · · · · · · · · · · · · · · · · · ·	
24.8.2	Guide SWO for Keil µVision · · · · · · · · · · · · · · · · · · ·	
24.8.3	Guide SWO for MCUXpresso IDE · · · · · · · · · · · · · · · · · · ·	
24.8.4	Guide SWO for ARMGCC · · · · · · · · · · · · · · · · · ·	486
Chapt	er 25 CODEC Driver	
25.1	Overview · · · · · · · · · · · · · · · · · · ·	487
25.2	CODEC Common Driver · · · · · · · · · · · · · · · · · · ·	488
25.2.1	Overview · · · · · · · · · · · · · · · · · · ·	
25.2.2	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	493

_			
-	Ι.	ŧI	n

Section	n No.	Page No.
25.2.3	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	494
25.2.4	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	494
25.2.5		499
25.3	CODEC I2C Driver · · · · · · · · · · · · · · · · · · ·	
25.3.1	Overview · · · · · · · · · · · · · · · · · · ·	503
25.3.2		
25.3.3	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	
25.3.4	Function Documentation · · · · · · · · · · · · · · · · · · ·	504
25.4	AK4497 Driver	
25.4.1	Overview	
25.4.2		
25.4.3	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
25.4.4	\checkmark 1	
25.4.5		
25.4.6	AK4497 Adapter · · · · · · · · · · · · · · · · · · ·	517
25.5	WM8524 Driver	
25.5.1	Overview ·····	
25.5.2		
25.5.3	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
25.5.4	√ 1	
25.5.5	71	
25.5.6		
25.5.7	WM8524 Adapter·····	528
Chapt	er 26 Serial Manager	
26.1	Overview ·····	536
26.2	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	
26.2.1	struct serial_manager_config_t · · · · · · · · · · · · · · · · · · ·	539
26.2.2	struct serial_manager_callback_message_t·····	540
26.3	Macro Definition Documentation · · · · · · · · · · · · · · · · · · ·	
26.3.1	SERIAL_MANAGER_WRITE_TIME_DELAY_DEFAULT_VALUE · · · · · · · · ·	540
26.3.2		
26.3.3		
26.3.4		
26.3.5		
26.3.6		
26.3.7		
26.3.8		
26.3.9	SERIAL_MANAGER_TASK_STACK_SIZE · · · · · · · · · · · · · · · · · · ·	542

	-	٠.		
1	ľ	1	• 1	
				•

Section I	No.	Page No.
26.4 E	numeration Type Documentation · · · · · · · · · · · · · · · · · · ·	
26.4.1	serial_port_type_t · · · · · · · · · · · · · · · · · · ·	
26.4.2	serial_manager_type_t · · · · · · · · · · · · · · · · · · ·	
26.4.3	serial_manager_status_t · · · · · · · · · · · · · · · · · · ·	542
26.5 F	unction Documentation · · · · · · · · · · · · · · · · · · ·	543
26.5.1	SerialManager_Init · · · · · · · · · · · · · · · · · · ·	
26.5.2	SerialManager_Deinit · · · · · · · · · · · · · · · · · · ·	544
26.5.3	SerialManager_OpenWriteHandle · · · · · · · · · · · · · · · · · · ·	
26.5.4	SerialManager_CloseWriteHandle · · · · · · · · · · · · · · · · · · ·	546
26.5.5	SerialManager_OpenReadHandle · · · · · · · · · · · · · · · · · · ·	547
26.5.6	SerialManager_CloseReadHandle · · · · · · · · · · · · · · · · · · ·	548
26.5.7	SerialManager_WriteBlocking · · · · · · · · · · · · · · · · · · ·	
26.5.8	SerialManager_ReadBlocking · · · · · · · · · · · · · · · · · · ·	549
26.5.9	SerialManager_WriteNonBlocking · · · · · · · · · · · · · · · · · · ·	550
26.5.10	SerialManager_ReadNonBlocking · · · · · · · · · · · · · · · · · · ·	550
26.5.11	SerialManager_TryRead · · · · · · · · · · · · · · · · · · ·	551
26.5.12	SerialManager_CancelWriting · · · · · · · · · · · · · · · · · · ·	552
26.5.13	SerialManager_CancelReading · · · · · · · · · · · · · · · · · · ·	552
26.5.14	SerialManager_InstallTxCallback · · · · · · · · · · · · · · · · · · ·	553
26.5.15	SerialManager_InstallRxCallback · · · · · · · · · · · · · · · · · · ·	553
26.5.16	SerialManager_needPollingIsr · · · · · · · · · · · · · · · · · · ·	555
26.5.17	SerialManager_EnterLowpower · · · · · · · · · · · · · · · · · · ·	555
26.5.18	SerialManager_ExitLowpower · · · · · · · · · · · · · · · · · · ·	555
26.5.19	SerialManager_SetLowpowerCriticalCb · · · · · · · · · · · · · · · · · · ·	
26.6 S	erial Port Uart · · · · · · · · · · · · · · · · · · ·	557
26.6.1	Overview ·····	557
26.6.2	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	557
26.7 S	erial Port SWO ·····	558
26.7.1	Overview · · · · · · · · · · · · · · · · · · ·	
26.7.2	Data Structure Documentation · · · · · · · · · · · · · · · · · · ·	558
26.7.3	Enumeration Type Documentation · · · · · · · · · · · · · · · · · · ·	
Chapter	27 Enet_cmsis_driver	
27.1 T	ypical use case · · · · · · · · · · · · · · · · · · ·	559
27.1.1	CODEC Adapter · · · · · · · · · · · · · · · · · · ·	561

Chapter 1 Introduction

The MCUXpresso Software Development Kit (MCUXpresso SDK) is a collection of software enablement for NXP Microcontrollers that includes peripheral drivers, multicore support and integrated RTOS support for $FreeRTOS^{TM}$. In addition to the base enablement, the MCUX presso SDK is augmented with demo applications, driver example projects, and API documentation to help users quickly leverage the support provided by MCUXpresso SDK. The MCUXpresso SDK Web Builder is available to provide access to all MCUXpresso SDK packages. See the MCUXpresso Software Development Kit (SD-K) Release Notes (document MCUXSDKRN) in the Supported Devices section at MCUXpresso-SDK: Software Development Kit for MCUXpresso for details.

The MCUXpresso SDK is built with the following runtime software components:

- Arm® and DSP standard libraries, and CMSIS-compliant device header files which provide direct access to the peripheral registers.
- Peripheral drivers that provide stateless, high-performance, ease-of-use APIs. Communication drivers provide higher-level transactional APIs for a higher-performance option.
- RTOS wrapper driver built on top of MCUXpresso SDK peripheral drivers and leverage native RT-OS services to better comply to the RTOS cases.
- Real time operation systems (RTOS) for FreeRTOS OS.
- Stacks and middleware in source or object formats including:
- CMSIS-DSP, a suite of common signal processing functions.
- The MCUXpresso SDK comes complete with software examples demonstrating the usage of the peripheral drivers, RTOS wrapper drivers, middleware, and RTOSes.

The peripheral drivers and RTOS driver wrappers can be used across multiple devices within the product family without modification. The configuration items for each driver are encapsulated into C language data structures. Device-specific configuration information is provided as part of the MCUXpresso SDK and need not be modified by the user. If necessary, the user is able to modify the peripheral driver and RTOS wrapper driver configuration during runtime. The driver examples demonstrate how to configure the drivers by passing the proper configuration data to the APIs. The folder structure is organized to reduce the total number of includes required to compile a project.

The rest of this document describes the API references in detail for the peripheral drivers and RT-OS wrapper drivers. For the latest version of this and other MCUXpresso SDK documents, see the mcuxpresso.nxp.com/apidoc/.

Deliverable	Location
Demo Applications	<install_dir>/boards/<board_name>/demo</board_name></install_dir>
	apps
Driver Examples	<pre><install_dir>/boards/<board_name>/driver</board_name></install_dir></pre>
	examples
Documentation	<install_dir>/docs</install_dir>
Middleware	<install_dir>/middleware</install_dir>
Drivers	<install_dir>/<device_name>/drivers/</device_name></install_dir>
CMSIS Standard Arm Cortex-M Headers, math	<install_dir>/CMSIS</install_dir>
and DSP Libraries	
Device Startup and Linker	<install_dir>/<device_name>/<toolchain>/</toolchain></device_name></install_dir>
MCUXpresso SDK Utilities	<install_dir>/devices/<device_name>/utilities</device_name></install_dir>
RTOS Kernel Code	<install_dir>/rtos</install_dir>

MCUXpresso SDK Folder Structure

Chapter 2

Trademarks

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EM-BRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4M-OBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHM-OS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUI-CC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TD-MI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, Dynam-IQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2021 NXP B.V.

Chapter 3


Architectural Overview

This chapter provides the architectural overview for the MCUXpresso Software Development Kit (MCUXpresso SDK). It describes each layer within the architecture and its associated components.

Overview

The MCUXpresso SDK architecture consists of five key components listed below.

- 1. The Arm Cortex Microcontroller Software Interface Standard (CMSIS) CORE compliance device-specific header files, SOC Header, and CMSIS math/DSP libraries.
- 2. Peripheral Drivers
- 3. Real-time Operating Systems (RTOS)
- 4. Stacks and Middleware that integrate with the MCUXpresso SDK
- 5. Demo Applications based on the MCUXpresso SDK



MCUXpresso SDK Block Diagram

MCU header files

Each supported MCU device in the MCUXpresso SDK has an overall System-on Chip (SoC) memory-

mapped header file. This header file contains the memory map and register base address for each peripheral and the IRQ vector table with associated vector numbers. The overall SoC header file provides access to the peripheral registers through pointers and predefined bit masks. In addition to the overall SoC memory-mapped header file, the MCUXpresso SDK includes a feature header file for each device. The feature header file allows NXP to deliver a single software driver for a given peripheral. The feature file ensures that the driver is properly compiled for the target SOC.

CMSIS Support

Along with the SoC header files and peripheral extension header files, the MCUXpresso SDK also includes common CMSIS header files for the Arm Cortex-M core and the math and DSP libraries from the latest CMSIS release. The CMSIS DSP library source code is also included for reference.

MCUXpresso SDK Peripheral Drivers

The MCUXpresso SDK peripheral drivers mainly consist of low-level functional APIs for the MCU product family on-chip peripherals and also of high-level transactional APIs for some bus drivers/DM-A driver/eDMA driver to quickly enable the peripherals and perform transfers.

All MCUXpresso SDK peripheral drivers only depend on the CMSIS headers, device feature files, fsl_common.h, and fsl_clock.h files so that users can easily pull selected drivers and their dependencies into projects. With the exception of the clock/power-relevant peripherals, each peripheral has its own driver. Peripheral drivers handle the peripheral clock gating/ungating inside the drivers during initialization and deinitialization respectively.

Low-level functional APIs provide common peripheral functionality, abstracting the hardware peripheral register accesses into a set of stateless basic functional operations. These APIs primarily focus on the control, configuration, and function of basic peripheral operations. The APIs hide the register access details and various MCU peripheral instantiation differences so that the application can be abstracted from the low-level hardware details. The API prototypes are intentionally similar to help ensure easy portability across supported MCUXpresso SDK devices.

Transactional APIs provide a quick method for customers to utilize higher-level functionality of the peripherals. The transactional APIs utilize interrupts and perform asynchronous operations without user intervention. Transactional APIs operate on high-level logic that requires data storage for internal operation context handling. However, the Peripheral Drivers do not allocate this memory space. Rather, the user passes in the memory to the driver for internal driver operation. Transactional APIs ensure the NVIC is enabled properly inside the drivers. The transactional APIs do not meet all customer needs, but provide a baseline for development of custom user APIs.

Note that the transactional drivers never disable an NVIC after use. This is due to the shared nature of interrupt vectors on devices. It is up to the user to ensure that NVIC interrupts are properly disabled after usage is complete.

Interrupt handling for transactional APIs

A double weak mechanism is introduced for drivers with transactional API. The double weak indicates two levels of weak vector entries. See the examples below:

PUBWEAK SPIO_IRQHandler
PUBWEAK SPIO_DriverIRQHandler
SPIO_IRQHandler

```
LDR R0, =SPI0_DriverIRQHandler
BX R0
```

The first level of the weak implementation are the functions defined in the vector table. In the devices/<D-EVICE_NAME>/<TOOLCHAIN>/startup_<DEVICE_NAME>.s/.S file, the implementation of the first layer weak function calls the second layer of weak function. The implementation of the second layer weak function (ex. SPI0_DriverIRQHandler) jumps to itself (B). The MCUXpresso SDK drivers with transactional APIs provide the reimplementation of the second layer function inside of the peripheral driver. If the MCUXpresso SDK drivers with transactional APIs are linked into the image, the SPI0_DriverIRQHandler is replaced with the function implemented in the MCUXpresso SDK SPI driver.

The reason for implementing the double weak functions is to provide a better user experience when using the transactional APIs. For drivers with a transactional function, call the transactional APIs and the drivers complete the interrupt-driven flow. Users are not required to redefine the vector entries out of the box. At the same time, if users are not satisfied by the second layer weak function implemented in the MCU-Xpresso SDK drivers, users can redefine the first layer weak function and implement their own interrupt handler functions to suit their implementation.

The limitation of the double weak mechanism is that it cannot be used for peripherals that share the same vector entry. For this use case, redefine the first layer weak function to enable the desired peripheral interrupt functionality. For example, if the MCU's UART0 and UART1 share the same vector entry, redefine the UART0_UART1_IRQHandler according to the use case requirements.

Feature Header Files

The peripheral drivers are designed to be reusable regardless of the peripheral functional differences from one MCU device to another. An overall Peripheral Feature Header File is provided for the MCUXpresso SDK-supported MCU device to define the features or configuration differences for each sub-family device.

Application

See the Getting Started with MCUXpresso SDK document (MCUXSDKGSUG).

Chapter 4 Clock Driver

4.1 Overview

The MCUXpresso SDK provides APIs for MCUXpresso SDK devices' clock operation.

The clock driver supports:

- Clock generator (PLL, FLL, and so on) configuration
- Clock mux and divider configuration
- Getting clock frequency

Data Structures

- struct ccm_analog_frac_pll_config_t
 - Fractional-N PLL configuration. More...
- struct ccm_analog_integer_pll_config_t Integer PLL configuration. More...

Macros

- #define OSC24M_CLK_FREQ 24000000U
 - XTAL 24M clock frequency.
- #define CLKPAD_FREQ 0U
 - pad clock frequency.
- #define ECSPI_CLOCKS
 - Clock ip name array for ECSPI.
- #define ENET_CLOCKS
 - Clock ip name array for ENET.
- #define GPIO CLOCKS
 - Clock ip name array for GPIO.
- #define GPT_CLOCKS
 - Clock ip name array for GPT.
- #define I2C_CLOCKS
 - Clock ip name array for I2C.
- #define IOMUX_CLOCKS
 - Clock ip name array for IOMUX.
- #define IPMUX_CLOCKS
 - Clock ip name array for IPMUX.
- #define PWM_CLOCKS
 - Clock ip name array for PWM.
- #define RDC_CLOCKS
 - Clock ip name array for RDC.
- #define SAI_CLOCKS
 - Clock ip name array for SAI.
- #define RDC SEMA42 CLOCKS
 - Clock ip name array for RDC SEMA42.

• #define UART CLOCKS

Clock ip name array for UART.

#define USDHC CLOCKS

Clock ip name array for USDHC.

#define WDOG_CLOCKS

Clock ip name array for WDOG.

#define TMU CLOCKS

Clock ip name array for TEMPSENSOR.

#define SDMA CLOCKS

Clock ip name array for SDMA.

#define MU CLOCKS

Clock ip name array for MU.

#define OSPI CLOCKS

Clock ip name array for OSPI.

#define PDM_CLOČKS

Clock ip name array for PDM.

• #define CCM_BIT_FIELD_EXTRACTION(val, mask, shift) (((val) & (mask)) >> (shift))

CCM reg macros to extract corresponding registers bit field.

• #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uintptr_t)(root) + (off))))

CCM reg macros to map corresponding registers.

• #define AUDIO_PLL1_GEN_CTRL_OFFSET 0x00

CCM Analog registers offset.

• #define CCM_ANALOG_TUPLE(reg, shift) ((((reg)&0xFFFFU) << 16U) | ((shift)))

CCM ANALOG tuple macros to map corresponding registers and bit fields.

• #define CCM_TUPLE(ccgr, root) ((ccgr) << 16U | (root))

CCM CCGR and root tuple.

#define CLOCK ROOT SOURCE

clock root source

• #define kCLOCK_CoreSysClk kCLOCK_CoreM4Clk

For compatible with other platforms without CCM.

• #define CLOCK GetCoreSysClkFreq CLOCK GetCoreM4Freq

For compatible with other platforms without CCM.

Enumerations

```
enum clock_name_t {
 kCLOCK CoreM4Clk,
 kCLOCK AxiClk,
 kCLOCK_AhbClk,
 kCLOCK_IpgClk,
 kCLOCK_PerClk,
 kCLOCK_EnetIpgClk,
 kCLOCK_Osc24MClk,
 kCLOCK_ArmPllClk,
 kCLOCK DramPllClk,
 kCLOCK_SysPll1Clk,
 kCLOCK_SysPll1Div2Clk,
 kCLOCK_SysPll1Div3Clk,
 kCLOCK_SysPll1Div4Clk,
 kCLOCK_SysPll1Div5Clk,
 kCLOCK_SysPll1Div6Clk,
 kCLOCK_SysPll1Div8Clk,
 kCLOCK_SysPll1Div10Clk,
 kCLOCK_SysPll1Div20Clk,
 kCLOCK_SysPll2Clk,
 kCLOCK SysPll2Div2Clk,
 kCLOCK_SysPll2Div3Clk,
 kCLOCK_SysPll2Div4Clk,
 kCLOCK_SysPll2Div5Clk,
 kCLOCK SysPll2Div6Clk,
 kCLOCK_SysPll2Div8Clk,
 kCLOCK_SysPll2Div10Clk,
 kCLOCK_SysPll2Div20Clk,
 kCLOCK SysPll3Clk,
 kCLOCK_AudioPll1Clk,
 kCLOCK_AudioPll2Clk,
 kCLOCK VideoPll1Clk,
 kCLOCK_ExtClk1,
 kCLOCK_ExtClk2,
 kCLOCK_ExtClk3,
 kCLOCK_ExtClk4,
 kCLOCK NoneName }
    Clock name used to get clock frequency.
enum clock_ip_name_t { ,
```

10

```
kCLOCK Debug = CCM TUPLE(4U, 32U),
    kCLOCK_Dram = CCM_TUPLE(5U, 64U),
    kCLOCK_Ecspi1 = CCM_TUPLE(7U, 101U),
    kCLOCK_Ecspi2 = CCM_TUPLE(8U, 102U),
    kCLOCK Ecspi3 = CCM TUPLE(9U, 131U),
    kCLOCK_Enet1 = CCM_TUPLE(10U, 17U),
    kCLOCK_Gpio1 = CCM_TUPLE(11U, 33U),
    kCLOCK_Gpio2 = CCM_TUPLE(12U, 33U),
    kCLOCK Gpio3 = CCM TUPLE(13U, 33U),
    kCLOCK_Gpio4 = CCM_TUPLE(14U, 33U),
    kCLOCK_Gpio5 = CCM_TUPLE(15U, 33U),
    kCLOCK Gpt1 = CCM TUPLE(16U, 107U),
    kCLOCK\_Gpt2 = CCM\_TUPLE(17U, 108U),
    kCLOCK\_Gpt3 = CCM\_TUPLE(18U, 109U),
    kCLOCK\_Gpt4 = CCM\_TUPLE(19U, 110U),
    kCLOCK_Gpt5 = CCM_TUPLE(20U, 111U),
    kCLOCK Gpt6 = CCM TUPLE(21U, 112U),
    kCLOCK_12c1 = CCM_TUPLE(23U, 90U),
    kCLOCK_12c2 = CCM_TUPLE(24U, 91U),
    kCLOCK I2c3 = CCM TUPLE(25U, 92U),
    kCLOCK_12c4 = CCM_TUPLE(26U, 93U),
    kCLOCK Iomux = CCM TUPLE(27U, 33U),
    kCLOCK_Ipmux1 = CCM_TUPLE(28U, 33U),
    kCLOCK Ipmux2 = CCM TUPLE(29U, 33U),
    kCLOCK_Ipmux3 = CCM_TUPLE(30U, 33U),
    kCLOCK_Ipmux4 = CCM_TUPLE(31U, 33U),
    kCLOCK_Mu = CCM_TUPLE(33U, 33U),
    kCLOCK Ocram = CCM TUPLE(35U, 16U),
    kCLOCK_OcramS = CCM_TUPLE(36U, 32U),
    kCLOCK_Pwm1 = CCM_TUPLE(40U, 103U),
    kCLOCK_Pwm2 = CCM_TUPLE(41U, 104U),
    kCLOCK_Pwm3 = CCM_TUPLE(42U, 105U),
    kCLOCK Pwm4 = CCM TUPLE(43U, 106U),
    kCLOCK_Qspi = CCM_TUPLE(47U, 87U),
    kCLOCK_Rdc = CCM_TUPLE(49U, 33U),
    kCLOCK Sai1 = CCM TUPLE(51U, 75U),
    kCLOCK_Sai2 = CCM_TUPLE(52U, 76U),
    kCLOCK_Sai3 = CCM_TUPLE(53U, 77U),
    kCLOCK_Sai4 = CCM_TUPLE(54U, 78U),
    kCLOCK_Sai5 = CCM_TUPLE(55U, 79U),
    kCLOCK Sai6 = CCM TUPLE(56U, 80U),
    kCLOCK_Sdma1 = CCM_TUPLE(58U, 33U),
    kCLOCK Sdma2 = CCM TUPLE(59U, 35U),
    kCLOCK Sec Debug = CCM TUPLE(60U, 33U),
    kCLOCK_Sema42_1 = CCM_TUPLE(61U, 33U),
    kCLOCK_Sema42_2 = CCM_TUPLE(62U, 33U),
NXP Semicorductors display MCCMnFesel SURIAPPReference Manual
    kCLOCK_Sim_m = CCM_TUPLE(65U, 32U),
    kCLOCK_Sim_main = CCM_TUPLE(66U, 16U),
```

```
kCLOCK TempSensor = CCM TUPLE(98U, 0xFFFF) }
    CCM CCGR gate control.
enum clock_root_control_t {
 kCLOCK RootM4.
 kCLOCK_RootAxi = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[16].TARGET_ROO-
 T).
 kCLOCK RootEnetAxi = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[17].TARGET R-
 OOT),
 kCLOCK RootNoc = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[26].TARGET ROO-
 T),
 kCLOCK_RootAhb = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[32].TARGET_ROO-
 T),
 kCLOCK_RootIpg = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[33].TARGET_ROO-
 T).
 kCLOCK RootAudioAhb.
 kCLOCK_RootAudioIpg,
 kCLOCK RootDramAlt,
 kCLOCK_RootSai1 = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[75].TARGET_ROO-
 T),
 kCLOCK RootSai2 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[76],TARGET ROO-
 T),
 kCLOCK RootSai3 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[77].TARGET ROO-
 T),
 kCLOCK_RootSai4 = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[78].TARGET_ROO-
 kCLOCK RootSai5 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[79].TARGET ROO-
 kCLOCK RootSai6 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[80].TARGET ROO-
 T),
 kCLOCK_RootEnetRef = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[83].TARGET_R-
 OOT),
 kCLOCK_RootEnetTimer = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[84].TARGET-
 ROOT),
 kCLOCK RootEnetPhy = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[85].TARGET -
 ROOT),
 kCLOCK RootOspi = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[87].TARGET ROO-
 T),
 kCLOCK_RootI2c1 = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[90].TARGET_ROO-
 T),
 kCLOCK_RootI2c2 = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[91].TARGET_ROO-
 kCLOCK RootI2c3 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[92],TARGET ROO-
 T),
 kCLOCK RootI2c4 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[93].TARGET ROO-
```

```
T).
 kCLOCK RootUart1 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[94].TARGET RO-
 kCLOCK_RootUart2 = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[95].TARGET_RO-
 OT).
 kCLOCK RootUart3 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[96],TARGET RO-
 OT),
 kCLOCK_RootUart4 = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[97].TARGET_RO-
 OT).
 kCLOCK_RootEcspi1,
 kCLOCK_RootEcspi2,
 kCLOCK RootEcspi3,
 kCLOCK RootPwm1 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[103].TARGET R-
 kCLOCK_RootPwm2 = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[104].TARGET_R-
 OOT).
 kCLOCK RootPwm3 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[105].TARGET R-
 OOT),
 kCLOCK RootPwm4 = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[106].TARGET_R-
 OOT),
 kCLOCK RootGpt1 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[107].TARGET RO-
 kCLOCK_RootGpt2 = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[108].TARGET_RO-
 OT).
 kCLOCK RootGpt3 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[109],TARGET RO-
 OT),
 kCLOCK_RootGpt4 = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[110].TARGET_RO-
 OT),
 kCLOCK RootGpt5 = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[111].TARGET RO-
 OT),
 kCLOCK_RootGpt6 = (uintptr_t)CCM_BASE + offsetof(CCM_Type, ROOT[112].TARGET_RO-
 OT).
 kCLOCK RootWdog = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[114].TARGET R-
 OOT),
 kCLOCK RootPdm = (uintptr t)CCM BASE + offsetof(CCM Type, ROOT[132].TARGET RO-
 OT)
    ccm root name used to get clock frequency.
enum clock_root_t {
```

```
kCLOCK NocClkRoot.
 kCLOCK_AhbClkRoot,
 kCLOCK_IpgClkRoot,
 kCLOCK_AudioAhbClkRoot,
 kCLOCK_AudioIpgClkRoot,
 kCLOCK_DramAltClkRoot,
 kCLOCK Sai1ClkRoot,
 kCLOCK_Sai2ClkRoot,
 kCLOCK_Sai3ClkRoot,
 kCLOCK Sai4ClkRoot,
 kCLOCK_Sai5ClkRoot,
 kCLOCK_Sai6ClkRoot,
 kCLOCK_QspiClkRoot,
 kCLOCK I2c1ClkRoot,
 kCLOCK I2c2ClkRoot,
 kCLOCK_I2c3ClkRoot,
 kCLOCK_I2c4ClkRoot,
 kCLOCK Uart1ClkRoot,
 kCLOCK_Uart2ClkRoot,
 kCLOCK Uart3ClkRoot.
 kCLOCK_Uart4ClkRoot,
 kCLOCK Ecspi1ClkRoot,
 kCLOCK_Ecspi2ClkRoot,
 kCLOCK_Ecspi3ClkRoot,
 kCLOCK_Pwm1ClkRoot,
 kCLOCK Pwm2ClkRoot,
 kCLOCK_Pwm3ClkRoot,
 kCLOCK_Pwm4ClkRoot,
 kCLOCK_Gpt1ClkRoot,
 kCLOCK_Gpt2ClkRoot,
 kCLOCK_Gpt3ClkRoot,
 kCLOCK_Gpt4ClkRoot,
 kCLOCK Gpt5ClkRoot,
 kCLOCK_Gpt6ClkRoot,
 kCLOCK_WdogClkRoot,
 kCLOCK_PdmClkRoot }
    ccm clock root used to get clock frequency.
enum clock_rootmux_m4_clk_sel_t {
```

kCLOCK M4ClkRoot = 0, kCLOCK_AxiClkRoot,

```
kCLOCK_M4RootmuxOsc24M = 0U,
 kCLOCK_M4RootmuxSysPll2Div5 = 1U,
 kCLOCK M4RootmuxSysPll2Div4 = 2U
 kCLOCK_M4RootmuxSysPll1Div3 = 3U,
 kCLOCK M4RootmuxSysPll1 = 4U
 kCLOCK M4RootmuxAudioPll1 = 5U,
 kCLOCK_M4RootmuxVideoPll1 = 6U,
 kCLOCK_M4RootmuxSysPll3 = 7U }
    Root clock select enumeration for ARM Cortex-M4 core.

    enum clock rootmux axi clk sel t {

 kCLOCK_AxiRootmuxOsc24M = 0U,
 kCLOCK_AxiRootmuxSysPll2Div3 = 1U,
 kCLOCK AxiRootmuxSysPll1 = 2U,
 kCLOCK AxiRootmuxSysPll2Div4 = 3U,
 kCLOCK AxiRootmuxSysPll2 = 4U,
 kCLOCK_AxiRootmuxAudioPll1 = 5U,
 kCLOCK AxiRootmuxVideoPll1 = 6U,
 kCLOCK AxiRootmuxSysPll1Div8 = 7U }
    Root clock select enumeration for AXI bus.
enum clock_rootmux_ahb_clk_sel_t {
 kCLOCK AhbRootmuxOsc24M = 0U,
 kCLOCK_AhbRootmuxSysPll1Div6 = 1U,
 kCLOCK_AhbRootmuxSysPll1 = 2U,
 kCLOCK AhbRootmuxSysPll1Div2 = 3U,
 kCLOCK AhbRootmuxSysPll2Div8 = 4U,
 kCLOCK AhbRootmuxSysPll3 = 5U,
 kCLOCK_AhbRootmuxAudioPll1 = 6U,
 kCLOCK_AhbRootmuxVideoPll1 = 7U }
    Root clock select enumeration for AHB bus.
enum clock_rootmux_audio_ahb_clk_sel_t {
 kCLOCK_AudioAhbRootmuxOsc24M = 0U,
 kCLOCK_AudioAhbRootmuxSysPll2Div2 = 1U,
 kCLOCK_AudioAhbRootmuxSysPll1 = 2U,
 kCLOCK AudioAhbRootmuxSysPll2 = 3U,
 kCLOCK AudioAhbRootmuxSysPll2Div6 = 4U,
 kCLOCK_AudioAhbRootmuxSysPll3 = 5U,
 kCLOCK AudioAhbRootmuxAudioPll1 = 6U,
 kCLOCK_AudioAhbRootmuxVideoPll1 = 7U }
    Root clock select enumeration for Audio AHB bus.
enum clock_rootmux_qspi_clk_sel_t {
```

```
kCLOCK QspiRootmuxOsc24M = 0U,
 kCLOCK_QspiRootmuxSysPll1Div2 = 1U,
 kCLOCK OspiRootmuxSysPll2Div3 = 2U,
 kCLOCK_QspiRootmuxSysPll2Div2 = 3U,
 kCLOCK OspiRootmuxAudioPl12 = 4U,
 kCLOCK QspiRootmuxSysPll1Div3 = 5U,
 kCLOCK_QspiRootmuxSysPll3 = 6,
 kCLOCK_QspiRootmuxSysPll1Div8 = 7U }
    Root clock select enumeration for QSPI peripheral.
• enum clock rootmux ecspi clk sel t {
 kCLOCK\_EcspiRootmuxOsc24M = 0U,
 kCLOCK_EcspiRootmuxSysPll2Div5 = 1U,
 kCLOCK_EcspiRootmuxSysPll1Div20 = 2U,
 kCLOCK_EcspiRootmuxSysPll1Div5 = 3U,
 kCLOCK EcspiRootmuxSysPll1 = 4U,
 kCLOCK_EcspiRootmuxSysPll3 = 5U,
 kCLOCK EcspiRootmuxSysPll2Div4 = 6U,
 kCLOCK EcspiRootmuxAudioPll2 = 7U }
    Root clock select enumeration for ECSPI peripheral.
enum clock_rootmux_enet_axi_clk_sel_t {
 kCLOCK EnetAxiRootmuxOsc24M = 0U,
 kCLOCK_EnetAxiRootmuxSysPll1Div3 = 1U,
 kCLOCK_EnetAxiRootmuxSysPll1 = 2U,
 kCLOCK_EnetAxiRootmuxSysPll2Div4 = 3U,
 kCLOCK EnetAxiRootmuxSysPll2Div5 = 4U,
 kCLOCK EnetAxiRootmuxAudioPll1 = 5U,
 kCLOCK_EnetAxiRootmuxVideoPll1 = 6U,
 kCLOCK_EnetAxiRootmuxSysPll3 = 7U }
    Root clock select enumeration for ENET AXI bus.
enum clock_rootmux_enet_ref_clk_sel_t {
 kCLOCK\_EnetRefRootmuxOsc24M = 0U,
 kCLOCK_EnetRefRootmuxSysPll2Div8 = 1U,
 kCLOCK_EnetRefRootmuxSysPll2Div20 = 2U,
 kCLOCK EnetRefRootmuxSysPll2Div10 = 3U,
 kCLOCK EnetRefRootmuxSysPll1Div5 = 4U,
 kCLOCK_EnetRefRootmuxAudioPll1 = 5U,
 kCLOCK EnetRefRootmuxVideoPll1 = 6U,
 kCLOCK_EnetRefRootmuxExtClk4 = 7U }
    Root clock select enumeration for ENET REF Clcok.
enum clock_rootmux_enet_timer_clk_sel_t {
```

```
kCLOCK EnetTimerRootmuxOsc24M = 0U,
 kCLOCK_EnetTimerRootmuxSysPll2Div10 = 1U,
 kCLOCK EnetTimerRootmuxAudioPll1 = 2U,
 kCLOCK_EnetTimerRootmuxExtClk1 = 3U,
 kCLOCK EnetTimerRootmuxExtClk2 = 4U,
 kCLOCK EnetTimerRootmuxExtClk3 = 5U.
 kCLOCK_EnetTimerRootmuxExtClk4 = 6U,
 kCLOCK_EnetTimerRootmuxVideoPll1 = 7U }
    Root clock select enumeration for ENET TIMER Clcok.
• enum clock rootmux enet phy clk sel t {
 kCLOCK_EnetPhyRootmuxOsc24M = 0U,
 kCLOCK_EnetPhyRootmuxSysPll2Div20 = 1U,
 kCLOCK EnetPhyRootmuxSysPll2Div8 = 2U,
 kCLOCK_EnetPhyRootmuxSysPll2Div5 = 3U,
 kCLOCK EnetPhyRootmuxSysPll2Div2 = 4U,
 kCLOCK_EnetPhyRootmuxAudioPll1 = 5U,
 kCLOCK EnetPhyRootmuxVideoPll1 = 6U,
 kCLOCK EnetPhyRootmuxAudioPl12 = 7U }
    Root clock select enumeration for ENET PHY Clcok.
enum clock_rootmux_i2c_clk_sel_t {
 kCLOCK I2cRootmuxOsc24M = 0U,
 kCLOCK_I2cRootmuxSysPll1Div5 = 1U,
 kCLOCK_I2cRootmuxSysPll2Div20 = 2U,
 kCLOCK I2cRootmuxSysPll3 = 3U,
 kCLOCK I2cRootmuxAudioPll1 = 4U,
 kCLOCK I2cRootmuxVideoPll1 = 5U,
 kCLOCK_I2cRootmuxAudioPll2 = 6U,
 kCLOCK_I2cRootmuxSysPll1Div6 = 7U }
    Root clock select enumeration for I2C peripheral.
• enum clock rootmux uart clk sel t {
 kCLOCK UartRootmuxOsc24M = 0U,
 kCLOCK_UartRootmuxSysPll1Div10 = 1U,
 kCLOCK_UartRootmuxSysPll2Div5 = 2U,
 kCLOCK UartRootmuxSysPll2Div10 = 3U,
 kCLOCK UartRootmuxSysPll3 = 4U,
 kCLOCK_UartRootmuxExtClk2 = 5U,
 kCLOCK UartRootmuxExtClk34 = 6U,
 kCLOCK_UartRootmuxAudioPll2 = 7U }
    Root clock select enumeration for UART peripheral.
enum clock_rootmux_gpt_t {
```

```
kCLOCK GptRootmuxOsc24M = 0U,
 kCLOCK_GptRootmuxSystemPll2Div10 = 1U,
 kCLOCK GptRootmuxSysPll1Div2 = 2U,
 kCLOCK_GptRootmuxSysPll1Div20 = 3U,
 kCLOCK GptRootmuxVideoPll1 = 4U,
 kCLOCK GptRootmuxSystemPll1Div10 = 5U,
 kCLOCK_GptRootmuxAudioPll1 = 6U,
 kCLOCK_GptRootmuxExtClk123 = 7U }
    Root clock select enumeration for GPT peripheral.

    enum clock rootmux wdog clk sel t {

 kCLOCK_WdogRootmuxOsc24M = 0U,
 kCLOCK_WdogRootmuxSysPll1Div6 = 1U,
 kCLOCK_WdogRootmuxSysPll1Div5 = 2U.
 kCLOCK_WdogRootmuxVpuPll = 3U,
 kCLOCK WdogRootmuxSystemPll2Div8 = 4U,
 kCLOCK_WdogRootmuxSystemPll3 = 5U,
 kCLOCK WdogRootmuxSystemPll1Div10 = 6U,
 kCLOCK WdogRootmuxSystemPll2Div6 = 7U }
    Root clock select enumeration for WDOG peripheral.
enum clock_rootmux_Pwm_clk_sel_t {
 kCLOCK PwmRootmuxOsc24M = 0U,
 kCLOCK_PwmRootmuxSysPll2Div10 = 1U,
 kCLOCK_PwmRootmuxSysPll1Div5 = 2U,
 kCLOCK PwmRootmuxSysPll1Div20 = 3U,
 kCLOCK PwmRootmuxSystemPll3 = 4U,
 kCLOCK PwmRootmuxExtClk12 = 5U,
 kCLOCK_PwmRootmuxSystemPll1Div10 = 6U,
 kCLOCK_PwmRootmuxVideoPll1 = 7U }
    Root clock select enumeration for PWM peripheral.
enum clock_rootmux_sai_clk_sel_t {
 kCLOCK_SaiRootmuxOsc24M = 0U,
 kCLOCK_SaiRootmuxAudioPll1 = 1U,
 kCLOCK_SaiRootmuxAudioPll2 = 2U
 kCLOCK SaiRootmuxVideoPll1 = 3U,
 kCLOCK SaiRootmuxSysPll1Div6 = 4U,
 kCLOCK_SaiRootmuxOsc26m = 5U,
 kCLOCK SaiRootmuxExtClk1 = 6U,
 kCLOCK_SaiRootmuxExtClk2 = 7U }
    Root clock select enumeration for SAI peripheral.
enum clock_rootmux_pdm_clk_sel_t {
```

```
kCLOCK PdmRootmuxOsc24M = 0U,
 kCLOCK_PdmRootmuxSystemPll2 = 1U,
 kCLOCK PdmRootmuxAudioPll1 = 2U,
 kCLOCK_PdmRootmuxSysPll1 = 3U,
 kCLOCK PdmRootmuxSysPl12 = 4U
 kCLOCK PdmRootmuxSysPll3 = 5U,
 kCLOCK_PdmRootmuxExtClk3 = 6U,
 kCLOCK PdmRootmuxAudioPll2 = 7U }
    Root clock select enumeration for PDM peripheral.

    enum clock rootmux noc clk sel t {

 kCLOCK_NocRootmuxOsc24M = 0U,
 kCLOCK_NocRootmuxSysPll1 = 1U,
 kCLOCK NocRootmuxSysPl13 = 2U,
 kCLOCK NocRootmuxSysPll2 = 3U,
 kCLOCK NocRootmuxSysPll2Div2 = 4U,
 kCLOCK_NocRootmuxAudioPll1 = 5U,
 kCLOCK NocRootmuxVideoPll1 = 6U,
 kCLOCK NocRootmuxAudioPll2 = 7U }
    Root clock select enumeration for NOC CLK.
enum clock_pll_gate_t {
 kCLOCK ArmPllGate = (uintptr t)CCM BASE + offsetof(CCM Type, PLL CTRL[12].PLL C-
 TRL),
 kCLOCK_GpuPllGate = (uintptr_t)CCM_BASE + offsetof(CCM_Type, PLL_CTRL[13].PLL_C-
 kCLOCK_VpuPllGate = (uintptr_t)CCM_BASE + offsetof(CCM_Type, PLL_CTRL[14].PLL_C-
 TRL).
 kCLOCK DramPllGate = (uintptr_t)CCM_BASE + offsetof(CCM_Type, PLL_CTRL[15].PLL_C-
 TRL),
 kCLOCK SysPll1Gate = (uintptr t)CCM BASE + offsetof(CCM Type, PLL CTRL[16].PLL C-
 TRL),
 kCLOCK_SysPll1Div2Gate,
 kCLOCK_SysPll1Div3Gate,
 kCLOCK_SysPll1Div4Gate,
 kCLOCK SysPll1Div5Gate,
 kCLOCK_SysPll1Div6Gate,
 kCLOCK_SysPll1Div8Gate,
 kCLOCK SysPll1Div10Gate,
 kCLOCK_SysPll1Div20Gate,
 kCLOCK_SysPll2Gate = (uintptr_t)CCM_BASE + offsetof(CCM_Type, PLL_CTRL[25].PLL_C-
```

```
TRL).
 kCLOCK_SysPll2Div2Gate,
 kCLOCK_SysPll2Div3Gate,
 kCLOCK_SysPll2Div4Gate,
 kCLOCK SysPll2Div5Gate,
 kCLOCK SysPll2Div6Gate,
 kCLOCK_SysPll2Div8Gate,
 kCLOCK_SysPll2Div10Gate,
 kCLOCK SysPll2Div20Gate,
 kCLOCK SysPll3Gate = (uintptr t)CCM BASE + offsetof(CCM Type, PLL CTRL[34].PLL C-
 TRL),
 kCLOCK AudioPll1Gate = (uintptr t)CCM BASE + offsetof(CCM Type, PLL CTRL[35].PLL-
 CTRL),
 kCLOCK AudioPll2Gate = (uintptr_t)CCM_BASE + offsetof(CCM_Type, PLL_CTRL[36].PLL-
 _CTRL),
 kCLOCK VideoPll1Gate = (uintptr t)CCM BASE + offsetof(CCM Type, PLL CTRL[37].PLL -
 CTRL).
 kCLOCK_VideoPll2Gate = (uintptr_t)CCM_BASE + offsetof(CCM_Type, PLL_CTRL[38].PLL_-
 CTRL) }
    CCM PLL gate control.
enum clock_gate_value_t {
 kCLOCK ClockNotNeeded = 0x0U,
 kCLOCK ClockNeededRun = 0x1111U,
 kCLOCK_ClockNeededRunWait = 0x2222U,
 kCLOCK ClockNeededAll = 0x3333U }
    CCM gate control value.
enum clock_pll_bypass_ctrl_t {
 kCLOCK_AudioPll1BypassCtrl,
 kCLOCK AudioPll2BypassCtrl,
 kCLOCK_VideoPll1BypassCtrl,
 kCLOCK_DramPllInternalPll1BypassCtrl,
 kCLOCK_GpuPLLPwrBypassCtrl,
 kCLOCK_VpuPllPwrBypassCtrl,
 kCLOCK_ArmPllPwrBypassCtrl,
 kCLOCK_SysPll1InternalPll1BypassCtrl,
 kCLOCK_SysPll2InternalPll1BypassCtrl,
 kCLOCK SysPll3InternalPll1BypassCtrl }
    PLL control names for PLL bypass.
enum clock_pll_clke_t {
```

```
kCLOCK AudioPll1Clke,
 kCLOCK_AudioPll2Clke,
 kCLOCK VideoPll1Clke.
 kCLOCK_DramPllClke,
 kCLOCK GpuPllClke,
 kCLOCK_VpuPllClke,
 kCLOCK_ArmPllClke,
 kCLOCK_SystemPll1Clke,
 kCLOCK SystemPll1Div2Clke,
 kCLOCK_SystemPll1Div3Clke,
 kCLOCK_SystemPll1Div4Clke,
 kCLOCK SystemPll1Div5Clke,
 kCLOCK_SystemPll1Div6Clke,
 kCLOCK_SystemPll1Div8Clke,
 kCLOCK_SystemPll1Div10Clke,
 kCLOCK SystemPll1Div20Clke,
 kCLOCK SystemPll2Clke,
 kCLOCK_SystemPll2Div2Clke,
 kCLOCK_SystemPll2Div3Clke,
 kCLOCK SystemPll2Div4Clke,
 kCLOCK_SystemPll2Div5Clke,
 kCLOCK SystemPll2Div6Clke.
 kCLOCK_SystemPll2Div8Clke,
 kCLOCK SystemPll2Div10Clke,
 kCLOCK SystemPll2Div20Clke,
 kCLOCK_SystemPll3Clke }
    PLL clock names for clock enable/disable settings.
enum clock_pll_ctrl_t
    ANALOG Power down override control.
• enum {
 kANALOG_PllRefOsc24M = 0U,
 kANALOG PllPadClk = 1U }
    PLL reference clock select.
```

Driver version

• #define FSL_CLOCK_DRIVER_VERSION (MAKE_VERSION(2, 4, 0)) CLOCK driver version 2.4.0.

CCM Root Clock Setting

- static void CLOCK_SetRootMux (clock_root_control_t rootClk, uint32_t mux) Set clock root mux.
- static uint32_t CLOCK_GetRootMux (clock_root_control_t rootClk)

 Get clock root mux.
- static void CLOCK_EnableRoot (clock_root_control_t rootClk)

 Enable clock root.

- static void CLOCK_DisableRoot (clock_root_control_t rootClk)

 Disable clock root.
- static bool CLOCK_IsRootEnabled (clock_root_control_t rootClk)

 Check whether clock root is enabled.
- void CLOCK_UpdateRoot (clock_root_control_t ccmRootClk, uint32_t mux, uint32_t pre, uint32_t post)

Update clock root in one step, for dynamical clock switching Note: The PRE and POST dividers in this function are the actually divider, software will map it to register value.

- void CLOCK_SetRootDivider (clock_root_control_t ccmRootClk, uint32_t pre, uint32_t post)
 Set root clock divider Note: The PRE and POST dividers in this function are the actually divider, software will map it to register value.
- static uint32_t CLOCK_GetRootPreDivider (clock_root_control_t rootClk)

 Get clock root PRE PODF.
- static uint32_t CLOCK_GetRootPostDivider (clock_root_control_t rootClk) Get clock root POST_PODF.

CCM Gate Control

- static void CLOCK_ControlGate (uintptr_t ccmGate, clock_gate_value_t control)

 Set PLL or CCGR gate control.
- void CLOCK_EnableClock (clock_ip_name_t ccmGate)

Enable CCGR clock gate and root clock gate for each module User should set specific gate for each module according to the description of the table of system clocks, gating and override in CCM chapter of reference manual.

void CLOCK_DisableClock (clock_ip_name_t ccmGate)

Disable CCGR clock gate for the each module User should set specific gate for each module according to the description of the table of system clocks, gating and override in CCM chapter of reference manual.

CCM Analog PLL Operatoin Functions

- static void CLOCK_PowerUpPll (CCM_ANALOG_Type *base, clock_pll_ctrl_t pllControl)

 *Power up PLL.
- static void CLOCK_PowerDownPll (CCM_ANALOG_Type *base, clock_pll_ctrl_t pllControl) Power down PLL.
- static void CLOCK_SetPllBypass (CCM_ANALOG_Type *base, clock_pll_bypass_ctrl_t pll-Control, bool bypass)

PLL bypass setting.

• static bool CLOCK_IsPllBypassed (CCM_ANALOG_Type *base, clock_pll_bypass_ctrl_t pll-Control)

Check if PLL is bypassed.

- static bool CLOCK_IsPIlLocked (CCM_ANALOG_Type *base, clock_pll_ctrl_t pllControl) Check if PLL clock is locked.
- static void CLOCK_EnableAnalogClock (CCM_ANALOG_Type *base, clock_pll_clke_t pll-Clock)

Enable PLL clock.

 static void CLOCK_DisableAnalogClock (CCM_ANALOG_Type *base, clock_pll_clke_t pll-Clock)

Disable PLL clock.

• static void CLOCK_OverridePllClke (CCM_ANALOG_Type *base, clock_pll_clke_t ovClock, bool override)

Override PLL clock output enable.

static void CLOCK_OverridePllPd (CCM_ANALOG_Type *base, clock_pll_ctrl_t pdClock, bool override)

Override PLL power down.

• void CLOCK_InitArmPll (const ccm_analog_integer_pll_config_t *config)

Initializes the ANALOG ARM PLL.

• void CLOCK DeinitArmPll (void)

De-initialize the ARM PLL.

• void CLOCK_InitSysPll1 (const ccm_analog_integer_pll_config_t *config)

Initializes the ANALOG SYS PLL1.

• void CLOCK_DeinitSysPll1 (void)

De-initialize the System PLL1.

• void CLOCK_InitSysPll2 (const ccm_analog_integer_pll_config_t *config)

Initializes the ANALOG SYS PLL2.

• void CLOCK_DeinitSysPll2 (void)

De-initialize the System PLL2.

void CLOCK_InitSysPll3 (const ccm_analog_integer_pll_config_t *config)

Initializes the ANALOG SYS PLL3.

void CLOCK_DeinitSysPll3 (void)

De-initialize the System PLL3.

• void CLOCK_InitAudioPll1 (const ccm_analog_frac_pll_config_t *config)

Initializes the ANALOG AUDIO PLL1.

void CLOCK_DeinitAudioPll1 (void)

De-initialize the Audio PLL1.

• void CLOCK_InitAudioPll2 (const ccm_analog_frac_pll_config_t *config)

Initializes the ANALOG AUDIO PLL2.

void CLOCK_DeinitAudioPll2 (void)

De-initialize the Audio PLL2.

void CLOCK_InitVideoPll1 (const ccm_analog_frac_pll_config_t *config)

Initializes the ANALOG VIDEO PLL1.

• void CLOCK DeinitVideoPll1 (void)

De-initialize the Video PLL1.

void CLOCK_InitIntegerPll (CCM_ANALOG_Type *base, const ccm_analog_integer_pll_config_t *config, clock_pll_ctrl_t type)

Initializes the ANALOG Integer PLL.

• uint32_t CLOCK_GetIntegerPllFreq (CCM_ANALOG_Type *base, clock_pll_ctrl_t type, uint32_t refClkFreq, bool pll1Bypass)

Get the ANALOG Integer PLL clock frequency.

• void CLOCK_InitFracPll (CCM_ANALOG_Type *base, const ccm_analog_frac_pll_config_t *config, clock pll ctrl t type)

Initializes the ANALOG Fractional PLL.

• uint32_t CLOCK_GetFracPllFreq (CCM_ANALOG_Type *base, clock_pll_ctrl_t type, uint32_t refClkFreq)

Gets the ANALOG Fractional PLL clock frequency.

• uint32_t CLOCK_GetPllFreq (clock_pll_ctrl_t pll)

Gets PLL clock frequency.

• uint32 t CLOCK GetPllRefClkFreq (clock pll ctrl t ctrl)

Gets PLL reference clock frequency.

CCM Get frequency

- uint32_t CLOCK_GetFreq (clock_name_t clockName)
 - Gets the clock frequency for a specific clock name.
- uint32_t CLOCK_GetClockRootFreq (clock_root_t clockRoot)
 - Gets the frequency of selected clock root.
- uint32_t CLOCK_GetCoreM4Freq (void)
 - *Get the CCM Cortex M4 core frequency.*
- uint32_t CLOCK_GetAxiFreq (void)
 - Get the CCM Axi bus frequency.
- uint32_t CLOCK_GetAhbFreq (void)
 - Get the CCM Ahb bus frequency.
- uint32 t CLOCK GetEnetAxiFreq (void)

brief Get the CCM Enet AXI bus frequency.

4.2 Data Structure Documentation

4.2.1 struct ccm_analog_frac_pll_config_t

Note: all the dividers in this configuration structure are the actually divider, software will map it to register value

Data Fields

- uint8 t refSel
 - pll reference clock sel
- uint32_t mainDiv
 - *Value of the 10-bit programmable main-divider, range must be 64 \sim 1023.*
- uint32_t dsm
 - Value of 16-bit DSM.
- uint8_t preDiv
 - *Value of the 6-bit programmable pre-divider, range must be* $1\sim63$.
- uint8_t postDiv

Value of the 3-bit programmable Scaler, range must be 0 \sim 6.

4.2.2 struct ccm_analog_integer_pll_config_t

Note: all the dividers in this configuration structure are the actually divider, software will map it to register value

Data Fields

- uint8_t refSel
 - pll reference clock sel
- uint32 t mainDiv

Value of the 10-bit programmable main-divider, range must be $64\sim1023$.

- uint8_t preDiv
 - *Value of the 6-bit programmable pre-divider, range must be 1* \sim 63.
- uint8_t postDiv

Value of the 3-bit programmable Scaler, range must be 0 \sim 6.

4.3 **Macro Definition Documentation**

4.3.1 #define FSL CLOCK DRIVER VERSION (MAKE_VERSION(2, 4, 0))

4.3.2 #define ECSPI CLOCKS

Value:

```
kCLOCK_IpInvalid, kCLOCK_Ecspi1, kCLOCK_Ecspi2,
kCLOCK_Ecspi3, \
```

4.3.3 #define ENET CLOCKS

Value:

```
kCLOCK_Enet1, \
```

4.3.4 #define GPIO_CLOCKS

Value:

```
kCLOCK_IpInvalid, kCLOCK_Gpio1, kCLOCK_Gpio2,
kCLOCK_Gpio3, kCLOCK_Gpio4, kCLOCK_Gpio5, \
```

4.3.5 #define GPT CLOCKS

```
kCLOCK_IpInvalid, kCLOCK_Gpt1, kCLOCK_Gpt2,
kCLOCK_Gpt3, kCLOCK_Gpt4, kCLOCK_Gpt5,
kCLOCK_Gpt6, \
```

4.3.6 #define I2C CLOCKS

Value:

```
kCLOCK_IpInvalid, kCLOCK_I2c1, kCLOCK_I2c2,
kCLOCK_I2c3, kCLOCK_I2c4, \
```

4.3.7 #define IOMUX CLOCKS

Value:

```
kCLOCK_Iomux, \
```

4.3.8 #define IPMUX_CLOCKS

Value:

```
kCLOCK_Ipmux1, kCLOCK_Ipmux2,
kCLOCK_Ipmux3, kCLOCK_Ipmux4, \
```

4.3.9 #define PWM_CLOCKS

Value:

```
kCLOCK_IpInvalid, kCLOCK_Pwm1, kCLOCK_Pwm2,
kCLOCK_Pwm3, kCLOCK_Pwm4, \
```

4.3.10 #define RDC CLOCKS

```
kCLOCK_Rdc, \
```

4.3.11 #define SAI CLOCKS

Value:

```
kCLOCK_IpInvalid, kCLOCK_Sai1, kCLOCK_Sai2,
kCLOCK_Sai3, kCLOCK_Sai4, kCLOCK_Sai5,
kCLOCK_Sai6, \
```

4.3.12 #define RDC_SEMA42_CLOCKS

Value:

```
kCLOCK_IpInvalid, kCLOCK_Sema42_1, kCLOCK_Sema42_2 \
```

4.3.13 #define UART CLOCKS

Value:

```
kCLOCK_IpInvalid, kCLOCK_Uart1, kCLOCK_Uart2,
kCLOCK_Uart3, kCLOCK_Uart4, \
```

4.3.14 #define USDHC_CLOCKS

Value:

```
kCLOCK_IpInvalid, kCLOCK_Usdhc1, kCLOCK_Usdhc2,
kCLOCK_Usdhc3 \
```

4.3.15 #define WDOG CLOCKS

```
kCLOCK_IpInvalid, kCLOCK_Wdog1, kCLOCK_Wdog2,
kCLOCK_Wdog3 \
```

4.3.16 #define TMU CLOCKS

Value:

```
{
     kCLOCK_TempSensor, \
```

4.3.17 #define SDMA CLOCKS

Value:

```
kCLOCK_Sdma1, kCLOCK_Sdma2, kCLOCK_Sdma3 \
```

4.3.18 #define MU_CLOCKS

Value:

```
{ kCLOCK_Mu \
```

4.3.19 #define QSPI_CLOCKS

Value:

```
{ kCLOCK_Qspi \
```

4.3.20 #define PDM_CLOCKS

```
{
            kCLOCK_Pdm \
            }
```

#define kCLOCK CoreSysClk kCLOCK CoreM4Clk 4.3.21

4.3.22 #define CLOCK GetCoreSysClkFreq CLOCK GetCoreM4Freq

4.4 **Enumeration Type Documentation**

4.4.1 enum clock name t

Enumerator

```
kCLOCK CoreM4Clk ARM M4 Core clock.
kCLOCK_AxiClk Main AXI bus clock.
kCLOCK_AhbClk AHB bus clock.
kCLOCK IpgClk IPG bus clock.
kCLOCK_PerClk Peripheral Clock.
kCLOCK_EnetIpgClk ENET IPG Clock.
kCLOCK Osc24MClk OSC 24M clock.
kCLOCK ArmPllClk Arm PLL clock.
kCLOCK_DramPllClk Dram PLL clock.
kCLOCK_SysPll1Clk Sys PLL1 clock.
kCLOCK SysPll1Div2Clk Sys PLL1 clock divided by 2.
kCLOCK SysPll1Div3Clk Sys PLL1 clock divided by 3.
kCLOCK_SysPll1Div4Clk Sys PLL1 clock divided by 4.
kCLOCK_SysPll1Div5Clk Sys PLL1 clock divided by 5.
kCLOCK SysPll1Div6Clk Sys PLL1 clock divided by 6.
kCLOCK_SysPll1Div8Clk Sys PLL1 clock divided by 8.
kCLOCK_SysPll1Div10Clk Sys PLL1 clock divided by 10.
kCLOCK_SysPll1Div20Clk Sys PLL1 clock divided by 20.
kCLOCK SysPll2Clk Sys PLL2 clock.
kCLOCK SysPll2Div2Clk Sys PLL2 clock divided by 2.
kCLOCK_SysPll2Div3Clk Sys PLL2 clock divided by 3.
kCLOCK_SysPll2Div4Clk Sys PLL2 clock divided by 4.
kCLOCK SysPll2Div5Clk Sys PLL2 clock divided by 5.
kCLOCK_SysPll2Div6Clk Sys PLL2 clock divided by 6.
kCLOCK_SysPll2Div8Clk Sys PLL2 clock divided by 8.
kCLOCK_SysPll2Div10Clk Sys PLL2 clock divided by 10.
kCLOCK SysPll2Div20Clk Sys PLL2 clock divided by 20.
kCLOCK_SysPll3Clk Sys PLL3 clock.
kCLOCK_AudioPll1Clk Audio PLL1 clock.
kCLOCK AudioPll2Clk Audio PLL2 clock.
```

kCLOCK VideoPll1Clk Video PLL1 clock.

kCLOCK_ExtClk1 External clock1. kCLOCK_ExtClk2 External clock2. kCLOCK ExtClk3 External clock3. kCLOCK_ExtClk4 External clock4.

kCLOCK NoneName None Clock Name.

4.4.2 enum clock_ip_name_t

Enumerator

```
kCLOCK_Debug DEBUG Clock Gate.
kCLOCK Dram DRAM Clock Gate.
kCLOCK_Ecspi1 ECSPI1 Clock Gate.
kCLOCK Ecspi2 ECSPI2 Clock Gate.
kCLOCK Ecspi3 ECSPI3 Clock Gate.
kCLOCK_Enet1 ENET1 Clock Gate.
kCLOCK Gpio1 GPIO1 Clock Gate.
kCLOCK_Gpio2 GPIO2 Clock Gate.
kCLOCK_Gpio3 GPIO3 Clock Gate.
kCLOCK_Gpio4 GPIO4 Clock Gate.
kCLOCK_Gpio5 GPIO5 Clock Gate.
kCLOCK Gpt1 GPT1 Clock Gate.
kCLOCK Gpt2 GPT2 Clock Gate.
kCLOCK_Gpt3 GPT3 Clock Gate.
kCLOCK Gpt4 GPT4 Clock Gate.
kCLOCK_Gpt5 GPT5 Clock Gate.
kCLOCK_Gpt6 GPT6 Clock Gate.
kCLOCK_I2c1 I2C1 Clock Gate.
kCLOCK 12c2 I2C2 Clock Gate.
kCLOCK_12c3 I2C3 Clock Gate.
kCLOCK 12c4 I2C4 Clock Gate.
kCLOCK Iomux IOMUX Clock Gate.
kCLOCK Ipmux1 IPMUX1 Clock Gate.
kCLOCK_Ipmux2 IPMUX2 Clock Gate.
kCLOCK_Ipmux3 IPMUX3 Clock Gate.
kCLOCK Ipmux4 IPMUX4 Clock Gate.
kCLOCK Mu MU Clock Gate.
kCLOCK Ocram OCRAM Clock Gate.
kCLOCK OcramS OCRAM S Clock Gate.
kCLOCK Pwm1 PWM1 Clock Gate.
kCLOCK Pwm2 PWM2 Clock Gate.
kCLOCK_Pwm3 PWM3 Clock Gate.
kCLOCK_Pwm4 PWM4 Clock Gate.
kCLOCK Ospi QSPI Clock Gate.
kCLOCK_Rdc RDC Clock Gate.
kCLOCK Sai1 SAI1 Clock Gate.
kCLOCK Sai2 SAI2 Clock Gate.
kCLOCK Sai3 SAI3 Clock Gate.
```

kCLOCK Sai4 SAI4 Clock Gate.

kCLOCK_Sai5 SAI5 Clock Gate.

kCLOCK Sai6 SAI6 Clock Gate.

kCLOCK_Sdma1 SDMA1 Clock Gate.

kCLOCK Sdma2 SDMA2 Clock Gate.

kCLOCK_Sec_Debug SEC_DEBUG Clock Gate.

kCLOCK_Sema42_1 RDC SEMA42 Clock Gate.

kCLOCK_Sema42_2 RDC SEMA42 Clock Gate.

kCLOCK Sim display SIM Display Clock Gate.

kCLOCK_Sim_m SIM_M Clock Gate.

kCLOCK_Sim_main SIM_MAIN Clock Gate.

kCLOCK Sim s SIM S Clock Gate.

kCLOCK_Sim_wakeup SIM_WAKEUP Clock Gate.

kCLOCK Uart1 UART1 Clock Gate.

kCLOCK_Uart2 UART2 Clock Gate.

kCLOCK Uart3 UART3 Clock Gate.

kCLOCK Uart4 UART4 Clock Gate.

kCLOCK Usdhc1 USDHC1 Clock Gate.

kCLOCK_Usdhc2 USDHC2 Clock Gate.

kCLOCK_Wdog1 WDOG1 Clock Gate.

kCLOCK_Wdog2 WDOG2 Clock Gate.

kCLOCK Wdog3 WDOG3 Clock Gate.

kCLOCK_Pdm PDM Clock Gate.

kCLOCK Usdhc3 USDHC3 Clock Gate.

kCLOCK Sdma3 SDMA3 Clock Gate.

kCLOCK_TempSensor TempSensor Clock Gate.

4.4.3 enum clock root control t

Enumerator

kCLOCK RootM4 ARM Cortex-M4 Clock control name.

kCLOCK RootAxi AXI Clock control name.

kCLOCK RootEnetAxi ENET AXI Clock control name.

kCLOCK RootNoc NOC Clock control name.

kCLOCK RootAhb AHB Clock control name.

kCLOCK Rootlpg IPG Clock control name.

kCLOCK_RootAudioAhb Audio AHB Clock control name.

kCLOCK_RootAudioIpg Audio IPG Clock control name.

kCLOCK RootDramAlt DRAM ALT Clock control name.

kCLOCK_RootSail SAI1 Clock control name.

kCLOCK_RootSai2 SAI2 Clock control name.

kCLOCK RootSai3 SAI3 Clock control name.

kCLOCK RootSai4 SAI4 Clock control name.

```
kCLOCK RootSai5 SAI5 Clock control name.
kCLOCK RootSai6 SAI6 Clock control name.
kCLOCK RootEnetRef ENET Clock control name.
kCLOCK_RootEnetTimer ENET TIMER Clock control name.
kCLOCK RootEnetPhy ENET PHY Clock control name.
kCLOCK RootOspi QSPI Clock control name.
kCLOCK_RootI2c1 I2C1 Clock control name.
kCLOCK_RootI2c2 I2C2 Clock control name.
kCLOCK RootI2c3 I2C3 Clock control name.
kCLOCK RootI2c4 I2C4 Clock control name.
kCLOCK RootUart1 UART1 Clock control name.
kCLOCK RootUart2 UART2 Clock control name.
kCLOCK RootUart3 UART3 Clock control name.
kCLOCK RootUart4 UART4 Clock control name.
kCLOCK_RootEcspi1 ECSPI1 Clock control name.
kCLOCK RootEcspi2 ECSPI2 Clock control name.
kCLOCK RootEcspi3 ECSPI3 Clock control name.
kCLOCK RootPwm1 PWM1 Clock control name.
kCLOCK_RootPwm2 PWM2 Clock control name.
kCLOCK RootPwm3 PWM3 Clock control name.
kCLOCK_RootPwm4 PWM4 Clock control name.
kCLOCK RootGpt1 GPT1 Clock control name.
kCLOCK_RootGpt2 GPT2 Clock control name.
```

kCLOCK RootGpt3 GPT3 Clock control name. kCLOCK RootGpt4 GPT4 Clock control name. kCLOCK_RootGpt5 GPT5 Clock control name. kCLOCK_RootGpt6 GPT6 Clock control name. kCLOCK RootWdog WDOG Clock control name. kCLOCK RootPdm PDM Clock control name.

4.4.4 enum clock_root_t

Enumerator

```
kCLOCK M4ClkRoot ARM Cortex-M4 Clock control name.
kCLOCK AxiClkRoot AXI Clock control name.
kCLOCK NocClkRoot NOC Clock control name.
kCLOCK_AhbClkRoot AHB Clock control name.
kCLOCK_IpgClkRoot IPG Clock control name.
kCLOCK AudioAhbClkRoot Audio AHB Clock control name.
kCLOCK_AudioIpgClkRoot Audio IPG Clock control name.
kCLOCK DramAltClkRoot DRAM ALT Clock control name.
kCLOCK Sai1ClkRoot SAI1 Clock control name.
kCLOCK Sai2ClkRoot SAI2 Clock control name.
```

```
kCLOCK Sai3ClkRoot SAI3 Clock control name.
kCLOCK Sai4ClkRoot SAI4 Clock control name.
kCLOCK Sai5ClkRoot SAI5 Clock control name.
kCLOCK_Sai6ClkRoot SAI6 Clock control name.
kCLOCK OspiClkRoot QSPI Clock control name.
kCLOCK 12c1ClkRoot 12C1 Clock control name.
kCLOCK 12c2ClkRoot 12C2 Clock control name.
kCLOCK_12c3ClkRoot I2C3 Clock control name.
kCLOCK 12c4ClkRoot 12C4 Clock control name.
kCLOCK_Uart1ClkRoot UART1 Clock control name.
kCLOCK Uart2ClkRoot UART2 Clock control name.
kCLOCK Uart3ClkRoot UART3 Clock control name.
kCLOCK Uart4ClkRoot UART4 Clock control name.
kCLOCK Ecspi1ClkRoot ECSPI1 Clock control name.
kCLOCK_Ecspi2ClkRoot ECSPI2 Clock control name.
kCLOCK Ecspi3ClkRoot ECSPI3 Clock control name.
kCLOCK Pwm1ClkRoot PWM1 Clock control name.
kCLOCK Pwm2ClkRoot PWM2 Clock control name.
kCLOCK_Pwm3ClkRoot PWM3 Clock control name.
kCLOCK Pwm4ClkRoot PWM4 Clock control name.
kCLOCK_Gpt1ClkRoot GPT1 Clock control name.
kCLOCK Gpt2ClkRoot GPT2 Clock control name.
kCLOCK_Gpt3ClkRoot GPT3 Clock control name.
kCLOCK Gpt4ClkRoot GPT4 Clock control name.
kCLOCK Gpt5ClkRoot GPT5 Clock control name.
kCLOCK_Gpt6ClkRoot GPT6 Clock control name.
kCLOCK_WdogClkRoot WDOG Clock control name.
kCLOCK PdmClkRoot PDM Clock control name.
```

4.4.5 enum clock_rootmux_m4_clk_sel_t

Enumerator

```
kCLOCK_M4RootmuxOsc24M ARM Cortex-M4 Clock from OSC 24M.
kCLOCK_M4RootmuxSysPll2Div5 ARM Cortex-M4 Clock from SYSTEM PLL2 divided by 5.
kCLOCK_M4RootmuxSysPll2Div4 ARM Cortex-M4 Clock from SYSTEM PLL2 divided by 4.
kCLOCK_M4RootmuxSysPll1Div3 ARM Cortex-M4 Clock from SYSTEM PLL1 divided by 3.
kCLOCK_M4RootmuxSysPll1 ARM Cortex-M4 Clock from SYSTEM PLL1.
kCLOCK_M4RootmuxAudioPll1 ARM Cortex-M4 Clock from AUDIO PLL1.
kCLOCK_M4RootmuxVideoPll1 ARM Cortex-M4 Clock from VIDEO PLL1.
kCLOCK_M4RootmuxSysPll3 ARM Cortex-M4 Clock from SYSTEM PLL3.
```

4.4.6 enum clock rootmux axi clk sel t

Enumerator

kCLOCK AxiRootmuxOsc24M ARM AXI Clock from OSC 24M.

kCLOCK_AxiRootmuxSysPll2Div3 ARM AXI Clock from SYSTEM PLL2 divided by 3.

kCLOCK_AxiRootmuxSysPll1 ARM AXI Clock from SYSTEM PLL1.

kCLOCK AxiRootmuxSysPll2Div4 ARM AXI Clock from SYSTEM PLL2 divided by 4.

kCLOCK AxiRootmuxSysPll2 ARM AXI Clock from SYSTEM PLL2.

kCLOCK_AxiRootmuxAudioPll1 ARM AXI Clock from AUDIO PLL1.

kCLOCK_AxiRootmuxVideoPll1 ARM AXI Clock from VIDEO PLL1.

kCLOCK_AxiRootmuxSysPll1Div8 ARM AXI Clock from SYSTEM PLL1 divided by 8.

4.4.7 enum clock rootmux ahb clk sel t

Enumerator

kCLOCK AhbRootmuxOsc24M ARM AHB Clock from OSC 24M.

kCLOCK_AhbRootmuxSysPll1Div6 ARM AHB Clock from SYSTEM PLL1 divided by 6.

kCLOCK AhbRootmuxSysPll1 ARM AHB Clock from SYSTEM PLL1.

kCLOCK AhbRootmuxSysPll1Div2 ARM AHB Clock from SYSTEM PLL1 divided by 2.

kCLOCK_AhbRootmuxSysPll2Div8 ARM AHB Clock from SYSTEM PLL2 divided by 8.

kCLOCK_AhbRootmuxSysPll3 ARM AHB Clock from SYSTEM PLL3.

kCLOCK AhbRootmuxAudioPll1 ARM AHB Clock from AUDIO PLL1.

kCLOCK AhbRootmuxVideoPll1 ARM AHB Clock from VIDEO PLL1.

4.4.8 enum clock rootmux audio ahb clk sel_t

Enumerator

kCLOCK_AudioAhbRootmuxOsc24M ARM Audio AHB Clock from OSC 24M.

kCLOCK AudioAhbRootmuxSysPll2Div2 ARM Audio AHB Clock from SYSTEM PLL2 divided by 2.

kCLOCK_AudioAhbRootmuxSysPll1 ARM Audio AHB Clock from SYSTEM PLL1.

kCLOCK_AudioAhbRootmuxSysPll2 ARM Audio AHB Clock from SYSTEM PLL2.

kCLOCK_AudioAhbRootmuxSysPll2Div6 ARM Audio AHB Clock from SYSTEM PLL2 divided by 6.

kCLOCK_AudioAhbRootmuxSysPll3 ARM Audio AHB Clock from SYSTEM PLL3.

kCLOCK_AudioAhbRootmuxAudioPll1 ARM Audio AHB Clock from AUDIO PLL1.

kCLOCK AudioAhbRootmuxVideoPll1 ARM Audio AHB Clock from VIDEO PLL1.

4.4.9 enum clock rootmux gspi clk sel t

Enumerator

kCLOCK_OspiRootmuxOsc24M ARM QSPI Clock from OSC 24M.

kCLOCK OspiRootmuxSysPll1Div2 ARM OSPI Clock from SYSTEM PLL1 divided by 2.

kCLOCK_QspiRootmuxSysPll2Div3 ARM QSPI Clock from SYSTEM PLL2 divided by 3.

kCLOCK_OspiRootmuxSysPll2Div2 ARM QSPI Clock from SYSTEM PLL2 divided by 2.

kCLOCK_OspiRootmuxAudioPll2 ARM QSPI Clock from AUDIO PLL2.

kCLOCK OspiRootmuxSysPll1Div3 ARM QSPI Clock from SYSTEM PLL1 divided by 3.

kCLOCK OspiRootmuxSysPll3 ARM QSPI Clock from SYSTEM PLL3.

kCLOCK_OspiRootmuxSysPll1Div8 ARM QSPI Clock from SYSTEM PLL1 divided by 8.

4.4.10 enum clock_rootmux_ecspi_clk_sel_t

Enumerator

kCLOCK_EcspiRootmuxOsc24M ECSPI Clock from OSC 24M.

kCLOCK_EcspiRootmuxSysPll2Div5 ECSPI Clock from SYSTEM PLL2 divided by 5.

kCLOCK_EcspiRootmuxSysPll1Div20 ECSPI Clock from SYSTEM PLL1 divided by 20.

kCLOCK EcspiRootmuxSysPll1Div5 ECSPI Clock from SYSTEM PLL1 divided by 5.

kCLOCK EcspiRootmuxSysPll1 ECSPI Clock from SYSTEM PLL1.

kCLOCK EcspiRootmuxSvsPll3 ECSPI Clock from SYSTEM PLL3.

kCLOCK_EcspiRootmuxSysPll2Div4 ECSPI Clock from SYSTEM PLL2 divided by 4.

kCLOCK EcspiRootmuxAudioPll2 ECSPI Clock from AUDIO PLL2.

4.4.11 enum clock rootmux enet axi clk sel t

Enumerator

kCLOCK EnetAxiRootmuxOsc24M ENET AXI Clock from OSC 24M.

kCLOCK_EnetAxiRootmuxSysPll1Div3 ENET AXI Clock from SYSTEM PLL1 divided by 3.

kCLOCK EnetAxiRootmuxSysPll1 ENET AXI Clock from SYSTEM PLL1.

kCLOCK EnetAxiRootmuxSysPll2Div4 ENET AXI Clock from SYSTEM PLL2 divided by 4.

kCLOCK_EnetAxiRootmuxSysPll2Div5 ENET AXI Clock from SYSTEM PLL2 divided by 5.

kCLOCK_EnetAxiRootmuxAudioPll1 ENET AXI Clock from AUDIO PLL1.

kCLOCK EnetAxiRootmuxVideoPll1 ENET AXI Clock from VIDEO PLL1.

kCLOCK_EnetAxiRootmuxSysPll3 ENET AXI Clock from SYSTEM PLL3.

4.4.12 enum clock rootmux enet ref clk sel t

Enumerator

kCLOCK EnetRefRootmuxOsc24M ENET REF Clock from OSC 24M.

kCLOCK_EnetRefRootmuxSysPll2Div8 ENET REF Clock from SYSTEM PLL2 divided by 8.

kCLOCK_EnetRefRootmuxSysPll2Div20 ENET REF Clock from SYSTEM PLL2 divided by 20.

kCLOCK EnetRefRootmuxSysPll2Div10 ENET REF Clock from SYSTEM PLL2 divided by 10.

kCLOCK_EnetRefRootmuxSysPll1Div5 ENET REF Clock from SYSTEM PLL1 divided by 5.

kCLOCK_EnetRefRootmuxAudioPll1 ENET REF Clock from AUDIO PLL1.

kCLOCK_EnetRefRootmuxVideoPll1 ENET REF Clock from VIDEO PLL1.

kCLOCK_EnetRefRootmuxExtClk4 ENET REF Clock from External Clock 4.

4.4.13 enum clock rootmux enet timer clk sel t

Enumerator

kCLOCK EnetTimerRootmuxOsc24M ENET TIMER Clock from OSC 24M.

kCLOCK_EnetTimerRootmuxSysPll2Div10 ENET TIMER Clock from SYSTEM PLL2 divided by 10.

kCLOCK EnetTimerRootmuxAudioPll1 ENET TIMER Clock from AUDIO PLL1.

kCLOCK EnetTimerRootmuxExtClk1 ENET TIMER Clock from External Clock 1.

kCLOCK_EnetTimerRootmuxExtClk2 ENET TIMER Clock External Clock 2.

kCLOCK EnetTimerRootmuxExtClk3 ENET TIMER Clock from External Clock 3.

kCLOCK EnetTimerRootmuxExtClk4 ENET TIMER Clock from External Clock 4.

kCLOCK_EnetTimerRootmuxVideoPll1 ENET TIMER Clock from VIDEO PLL1.

4.4.14 enum clock rootmux enet phy clk sel t

Enumerator

kCLOCK_EnetPhyRootmuxOsc24M ENET PHY Clock from OSC 24M.

kCLOCK_EnetPhyRootmuxSysPll2Div20 ENET PHY Clock from SYSTEM PLL2 divided by 20.

kCLOCK_EnetPhyRootmuxSysPll2Div8 ENET PHY Clock from SYSTEM PLL2 divided by 8.

kCLOCK_EnetPhyRootmuxSysPll2Div5 ENET PHY Clock from SYSTEM PLL2 divided by 5.

kCLOCK EnetPhyRootmuxSysPll2Div2 ENET PHY Clock from SYSTEM PLL2 divided by 2.

kCLOCK_EnetPhyRootmuxAudioPll1 ENET PHY Clock from AUDIO PLL1.

kCLOCK EnetPhyRootmuxVideoPll1 ENET PHY Clock from VIDEO PLL1.

kCLOCK EnetPhyRootmuxAudioPll2 ENET PHY Clock from AUDIO PLL2.

4.4.15 enum clock rootmux i2c clk sel t

Enumerator

kCLOCK I2cRootmuxOsc24M I2C Clock from OSC 24M.

kCLOCK_I2cRootmuxSysPll1Div5 I2C Clock from SYSTEM PLL1 divided by 5.

kCLOCK_I2cRootmuxSysPll2Div20 I2C Clock from SYSTEM PLL2 divided by 20.

kCLOCK I2cRootmuxSysPll3 I2C Clock from SYSTEM PLL3.

kCLOCK I2cRootmuxAudioPll1 I2C Clock from AUDIO PLL1.

kCLOCK_I2cRootmuxSysPll1Div6 I2C Clock from SYSTEM PLL1 divided by 6.

4.4.16 enum clock rootmux uart clk sel t

Enumerator

kCLOCK_UartRootmuxOsc24M UART Clock from OSC 24M.

kCLOCK_UartRootmuxSysPll1Div10 UART Clock from SYSTEM PLL1 divided by 10.

kCLOCK_UartRootmuxSysPll2Div5 UART Clock from SYSTEM PLL2 divided by 5.

kCLOCK UartRootmuxSysPll2Div10 UART Clock from SYSTEM PLL2 divided by 10.

kCLOCK UartRootmuxSvsPll3 UART Clock from SYSTEM PLL3.

kCLOCK_UartRootmuxExtClk2 UART Clock from External Clock 2.

kCLOCK UartRootmuxExtClk34 UART Clock from External Clock 3, External Clock 4.

kCLOCK UartRootmuxAudioPll2 UART Clock from Audio PLL2.

4.4.17 enum clock_rootmux_gpt_t

Enumerator

kCLOCK GptRootmuxOsc24M GPT Clock from OSC 24M.

kCLOCK_GptRootmuxSystemPll2Div10 GPT Clock from SYSTEM PLL2 divided by 10.

kCLOCK_GptRootmuxSysPll1Div2 GPT Clock from SYSTEM PLL1 divided by 2.

kCLOCK_GptRootmuxSysPll1Div20 GPT Clock from SYSTEM PLL1 divided by 20.

kCLOCK GptRootmuxVideoPll1 GPT Clock from VIDEO PLL1.

kCLOCK GptRootmuxSystemPll1Div10 GPT Clock from SYSTEM PLL1 divided by 10.

kCLOCK_GptRootmuxAudioPll1 GPT Clock from AUDIO PLL1.

kCLOCK_GptRootmuxExtClk123 GPT Clock from External Clock1, External Clock2, External Clock3.

4.4.18 enum clock rootmux wdog clk sel t

Enumerator

kCLOCK_WdogRootmuxOsc24M WDOG Clock from OSC 24M.

kCLOCK WdogRootmuxSysPll1Div6 WDOG Clock from SYSTEM PLL1 divided by 6.

kCLOCK_WdogRootmuxSysPll1Div5 WDOG Clock from SYSTEM PLL1 divided by 5.

kCLOCK WdogRootmuxVpuPll WDOG Clock from VPU DLL.

kCLOCK_WdogRootmuxSystemPll2Div8 WDOG Clock from SYSTEM PLL2 divided by 8.

kCLOCK WdogRootmuxSystemPll3 WDOG Clock from SYSTEM PLL3.

kCLOCK_WdogRootmuxSystemPll1Div10 WDOG Clock from SYSTEM PLL1 divided by 10.

kCLOCK_WdogRootmuxSystemPll2Div6 WDOG Clock from SYSTEM PLL2 divided by 6.

4.4.19 enum clock_rootmux_Pwm_clk_sel_t

Enumerator

kCLOCK PwmRootmuxOsc24M PWM Clock from OSC 24M.

kCLOCK PwmRootmuxSysPll2Div10 PWM Clock from SYSTEM PLL2 divided by 10.

kCLOCK_PwmRootmuxSysPll1Div5 PWM Clock from SYSTEM PLL1 divided by 5.

kCLOCK_PwmRootmuxSysPll1Div20 PWM Clock from SYSTEM PLL1 divided by 20.

kCLOCK PwmRootmuxSystemPll3 PWM Clock from SYSTEM PLL3.

kCLOCK_PwmRootmuxExtClk12 PWM Clock from External Clock1, External Clock2.

kCLOCK PwmRootmuxSystemPll1Div10 PWM Clock from SYSTEM PLL1 divided by 10.

kCLOCK PwmRootmuxVideoPll1 PWM Clock from VIDEO PLL1.

4.4.20 enum clock rootmux sai clk sel t

Enumerator

kCLOCK SaiRootmuxOsc24M SAI Clock from OSC 24M.

kCLOCK SaiRootmuxAudioPll1 SAI Clock from AUDIO PLL1.

kCLOCK SaiRootmuxAudioPll2 SAI Clock from AUDIO PLL2.

kCLOCK SaiRootmuxVideoPll1 SAI Clock from VIDEO PLL1.

kCLOCK SaiRootmuxSysPll1Div6 SAI Clock from SYSTEM PLL1 divided by 6.

kCLOCK SaiRootmuxOsc26m SAI Clock from OSC HDMI 26M.

kCLOCK_SaiRootmuxExtClk1 SAI Clock from External Clock1, External Clock2, External Clock3.

kCLOCK SaiRootmuxExtClk2 SAI Clock from External Clock2, External Clock3, External Clock4.

4.4.21 enum clock_rootmux_pdm_clk_sel_t

Enumerator

kCLOCK_PdmRootmuxOsc24M GPT Clock from OSC 24M.

kCLOCK_PdmRootmuxSystemPll2 GPT Clock from SYSTEM PLL2 divided by 10.

kCLOCK_PdmRootmuxAudioPll1 GPT Clock from SYSTEM PLL1 divided by 2.

kCLOCK_PdmRootmuxSysPll1 GPT Clock from SYSTEM PLL1 divided by 20.

kCLOCK_PdmRootmuxSysPll2 GPT Clock from VIDEO PLL1.

kCLOCK PdmRootmuxSysPll3 GPT Clock from SYSTEM PLL1 divided by 10.

kCLOCK PdmRootmuxExtClk3 GPT Clock from AUDIO PLL1.

kCLOCK_PdmRootmuxAudioPll2 GPT Clock from External Clock1, External Clock2, External Clock3.

4.4.22 enum clock rootmux noc clk sel t

Enumerator

kCLOCK NocRootmuxOsc24M NOC Clock from OSC 24M.

kCLOCK_NocRootmuxSysPll1 NOC Clock from SYSTEM PLL1.

kCLOCK_NocRootmuxSysPll3 NOC Clock from SYSTEM PLL3.

kCLOCK NocRootmuxSysPll2 NOC Clock from SYSTEM PLL2.

kCLOCK_NocRootmuxSysPll2Div2 NOC Clock from SYSTEM PLL2 divided by 2.

kCLOCK_NocRootmuxAudioPll1 NOC Clock from AUDIO PLL1.

kCLOCK_NocRootmuxVideoPll1 NOC Clock from VIDEO PLL1.

kCLOCK NocRootmuxAudioPll2 NOC Clock from AUDIO PLL2.

4.4.23 enum clock_pll_gate_t

Enumerator

kCLOCK_ArmPllGate ARM PLL Gate.

kCLOCK_GpuPllGate GPU PLL Gate.

kCLOCK VpuPllGate VPU PLL Gate.

kCLOCK DramPllGate DRAM PLL1 Gate.

kCLOCK_SysPll1Gate SYSTEM PLL1 Gate.

kCLOCK_SysPll1Div2Gate SYSTEM PLL1 Div2 Gate.

kCLOCK_SysPll1Div3Gate SYSTEM PLL1 Div3 Gate.

kCLOCK_SysPll1Div4Gate SYSTEM PLL1 Div4 Gate.

kCLOCK_SysPll1Div5Gate SYSTEM PLL1 Div5 Gate.

kCLOCK_SysPll1Div6Gate SYSTEM PLL1 Div6 Gate.

kCLOCK_SysPll1Div8Gate SYSTEM PLL1 Div8 Gate.

kCLOCK_SysPll1Div10Gate SYSTEM PLL1 Div10 Gate.

kCLOCK SysPll1Div20Gate SYSTEM PLL1 Div20 Gate.

kCLOCK_SysPll2Gate SYSTEM PLL2 Gate.

kCLOCK SysPll2Div2Gate SYSTEM PLL2 Div2 Gate.

kCLOCK_SysPll2Div3Gate SYSTEM PLL2 Div3 Gate.

kCLOCK_SysPll2Div4Gate SYSTEM PLL2 Div4 Gate.

kCLOCK SysPll2Div5Gate SYSTEM PLL2 Div5 Gate.

kCLOCK_SysPll2Div6Gate SYSTEM PLL2 Div6 Gate.

kCLOCK_SysPll2Div8Gate SYSTEM PLL2 Div8 Gate.

kCLOCK SysPll2Div10Gate SYSTEM PLL2 Div10 Gate.

kCLOCK SysPll2Div20Gate SYSTEM PLL2 Div20 Gate.

kCLOCK_SysPll3Gate SYSTEM PLL3 Gate.

kCLOCK AudioPll1Gate AUDIO PLL1 Gate.

kCLOCK AudioPll2Gate AUDIO PLL2 Gate.

kCLOCK VideoPll1Gate VIDEO PLL1 Gate.

kCLOCK_VideoPll2Gate VIDEO PLL2 Gate.

4.4.24 enum clock_gate_value_t

Enumerator

kCLOCK ClockNotNeeded Clock always disabled.

kCLOCK ClockNeededRun Clock enabled when CPU is running.

kCLOCK_ClockNeededRunWait Clock enabled when CPU is running or in WAIT mode.

kCLOCK_ClockNeededAll Clock always enabled.

4.4.25 enum clock_pll_bypass_ctrl_t

These constants define the PLL control names for PLL bypass.

- 0:15: REG offset to CCM_ANALOG_BASE in bytes.
- 16:20: bypass bit shift.

Enumerator

kCLOCK AudioPll2BypassCtrl CCM Audio PLL2 bypass Control.

kCLOCK_VideoPll1BypassCtrl CCM Video Pll1 bypass Control.

kCLOCK GpuPLLPwrBypassCtrl CCM Gpu PLL bypass Control.

kCLOCK_VpuPllPwrBypassCtrl CCM Vpu PLL bypass Control.

kCLOCK_ArmPllPwrBypassCtrl CCM Arm PLL bypass Control.

kCLOCK_SysPll1InternalPll1BypassCtrl CCM System PLL1 bypass Control.

kCLOCK_SysPll2InternalPll1BypassCtrl CCM System PLL2 bypass Control.

kCLOCK_SysPll3InternalPll1BypassCtrl CCM System PLL3 bypass Control.

4.4.26 enum clock pll clke t

These constants define the PLL clock names for PLL clock enable/disable operations.

- 0:15: REG offset to CCM ANALOG BASE in bytes.
- 16:20: Clock enable bit shift.

Enumerator

```
kCLOCK_AudioPll1Clke Audio pll1 clke.
kCLOCK_AudioPll2Clke Audio pll2 clke.
kCLOCK_VideoPll1Clke Video pll1 clke.
kCLOCK DramPllClke Dram pll clke.
kCLOCK_GpuPllClke Gpu pll clke.
kCLOCK_VpuPllClke Vpu pll clke.
kCLOCK_ArmPllClke Arm pll clke.
kCLOCK_SystemPll1Clke System pll1 clke.
kCLOCK SystemPll1Div2Clke System pll1 Div2 clke.
kCLOCK_SystemPll1Div3Clke System pll1 Div3 clke.
kCLOCK_SystemPll1Div4Clke System pll1 Div4 clke.
kCLOCK SystemPll1Div5Clke System pll1 Div5 clke.
kCLOCK_SystemPll1Div6Clke System pll1 Div6 clke.
kCLOCK SystemPll1Div8Clke System pll1 Div8 clke.
kCLOCK_SystemPll1Div10Clke System pll1 Div10 clke.
kCLOCK_SystemPll1Div20Clke System pll1 Div20 clke.
kCLOCK SystemPll2Clke System pll2 clke.
kCLOCK_SystemPll2Div2Clke System pll2 Div2 clke.
kCLOCK_SystemPll2Div3Clke System pll2 Div3 clke.
kCLOCK SystemPll2Div4Clke System pll2 Div4 clke.
kCLOCK_SystemPll2Div5Clke System pll2 Div5 clke.
kCLOCK_SystemPll2Div6Clke System pll2 Div6 clke.
kCLOCK SystemPll2Div8Clke System pll2 Div8 clke.
kCLOCK_SystemPll2Div10Clke System pll2 Div10 clke.
kCLOCK_SystemPll2Div20Clke System pll2 Div20 clke.
kCLOCK_SystemPll3Clke System pll3 clke.
```

4.4.27 anonymous enum

Enumerator

```
kANALOG PllRefOsc24M reference OSC 24M
kANALOG PllPadClk reference PAD CLK
```

Function Documentation 4.5

4.5.1 static void CLOCK_SetRootMux (clock_root_control_t rootClk, uint32_t mux) [inline], [static]

User maybe need to set more than one mux ROOT according to the clock tree description in the reference manual.

rootClk	Root clock control (see clock_root_control_t enumeration).
mux	Root mux value (see _ccm_rootmux_xxx enumeration).

4.5.2 static uint32 t CLOCK GetRootMux (clock_root_control_t rootClk) [inline], [static]

In order to get the clock source of root, user maybe need to get more than one ROOT's mux value to obtain the final clock source of root.

Parameters

rootClk	Root clock control (see clock_root_control_t enumeration).
---------	--

Returns

Root mux value (see _ccm_rootmux_xxx enumeration).

4.5.3 static void CLOCK EnableRoot (clock_root_control_t rootClk) [inline], [static]

Parameters

rootClk	Root clock control (see clock_root_control_t enumeration)
---------	---

4.5.4 static void CLOCK_DisableRoot(clock_root_control_t rootClk) [inline], [static]

Parameters

rootClk	Root control (see clock_root_control_t enumeration)
---------	---

4.5.5 static bool CLOCK IsRootEnabled (clock_root_control_t rootClk) [inline], [static]

rootClk	Root control (see clock_root_control_t enumeration)
---------	---

Returns

CCM root enabled or not.

- true: Clock root is enabled.
- false: Clock root is disabled.

4.5.6 void CLOCK_UpdateRoot (clock_root_control_t ccmRootClk, uint32 t mux, uint32_t pre, uint32_t post)

Parameters

ccmRootClk	Root control (see clock_root_control_t enumeration)
mux	Root mux value (see _ccm_rootmux_xxx enumeration)
pre	Pre divider value (0-7, divider=n+1)
post	Post divider value (0-63, divider=n+1)

4.5.7 void CLOCK_SetRootDivider (clock_root_control_t ccmRootClk, uint32 t pre, uint32 t post)

Parameters

ccmRootClk	Root control (see clock_root_control_t enumeration)
pre	Pre divider value (1-8)
post	Post divider value (1-64)

4.5.8 static uint32_t CLOCK_GetRootPreDivider (clock_root_control_t rootClk) [inline], [static]

In order to get the clock source of root, user maybe need to get more than one ROOT's mux value to obtain the final clock source of root.

rootClk	Root clock name (see clock_root_control_t enumeration).
---------	---

Returns

Root Pre divider value.

4.5.9 static uint32_t CLOCK_GetRootPostDivider (clock_root_control_t rootClk) [inline], [static]

In order to get the clock source of root, user maybe need to get more than one ROOT's mux value to obtain the final clock source of root.

Parameters

rootClk	Root clock name (see clock_root_control_t enumeration).
---------	---

Returns

Root Post divider value.

4.5.10 static void CLOCK ControlGate (uintptr t ccmGate, clock_gate_value_t control) [inline], [static]

Parameters

ccmGate	Gate control (see clock_pll_gate_t and clock_ip_name_t enumeration)
control	Gate control value (see clock_gate_value_t)

4.5.11 void CLOCK_EnableClock (clock_ip_name_t ccmGate)

Take care of that one module may need to set more than one clock gate.

Parameters

ccmGate	Gate control for each module (see clock_ip_name_t enumeration).
---------	---

4.5.12 void CLOCK_DisableClock (clock_ip_name_t ccmGate)

Take care of that one module may need to set more than one clock gate.

Parameters

ccmGate	Gate control for each module (see clock_ip_name_t enumeration).
---------	---

4.5.13 static void CLOCK PowerUpPII (CCM ANALOG Type * base, clock_pll_ctrl_t pllControl) [inline], [static]

Parameters

base	CCM_ANALOG base pointer.				
pllControl	PLL control name (see clock_pll_ctrl_t enumeration)				

4.5.14 static void CLOCK PowerDownPII (CCM ANALOG Type * base, clock_pll_ctrl_t pllControl) [inline], [static]

Parameters

base	CCM_ANALOG base pointer.			
pllControl	l PLL control name (see clock_pll_ctrl_t enumeration)			

4.5.15 static void CLOCK SetPIIBypass (CCM ANALOG Type * base, clock_pll_bypass_ctrl_t pllControl, bool bypass) [inline], [static]

Function Documentation

base	CCM_ANALOG base pointer.					
pllControl	PLL control name (see ccm_analog_pll_control_t enumeration)					
bypass	Bypass the PLL. • true: Bypass the PLL. • false: Do not bypass the PLL.					

4.5.16 static bool CLOCK_IsPIIBypassed (CCM_ANALOG_Type * base, clock_pll_bypass_ctrl_t pllControl) [inline], [static]

Parameters

base	CCM_ANALOG base pointer.			
pllControl	PLL control name (see ccm_analog_pll_control_t enumeration)			

Returns

PLL bypass status.

• true: The PLL is bypassed.

• false: The PLL is not bypassed.

static bool CLOCK_IsPIILocked (CCM_ANALOG_Type * base, 4.5.17 clock_pll_ctrl_t pllControl) [inline], [static]

Parameters

base	CCM_ANALOG base pointer.			
pllControl	PLL control name (see clock_pll_ctrl_t enumeration)			

Returns

PLL lock status.

• true: The PLL clock is locked.

• false: The PLL clock is not locked.

4.5.18 static void CLOCK_EnableAnalogClock (CCM_ANALOG_Type * base, clock_pll_clke_t pllClock) [inline], [static]

base	CCM_ANALOG base pointer.			
pllClock	PLL clock name (see ccm_analog_pll_clock_t enumeration)			

4.5.19 static void CLOCK_DisableAnalogClock (CCM_ANALOG_Type * base, clock_pll_clke_t pllClock) [inline], [static]

Parameters

base	CCM_ANALOG base pointer.			
pllClock	PLL clock name (see ccm_analog_pll_clock_t enumeration)			

4.5.20 static void CLOCK OverridePIICIke (CCM ANALOG Type * base, clock pll clke t ovClock, bool override) [inline], [static]

Parameters

base	CCM_ANALOG base pointer.					
ovClock	PLL clock name (see clock_pll_clke_t enumeration)					
override	Override the PLL. • true: Override the PLL clke, CCM will handle it. • false: Do not override the PLL clke.					

4.5.21 static void CLOCK OverridePIIPd (CCM ANALOG Type * base, clock_pll_ctrl_t pdClock, bool override) [inline], [static]

Parameters

base	CCM_ANALOG base pointer.			
pdClock PLL clock name (see clock_pll_ctrl_t enumeration)				

override	Override the PLL.	
	• true: Override the PLL clke, CCM will handle it.	
	• false: Do not override the PLL clke.	

4.5.22 void CLOCK InitArmPII (const ccm_analog_integer_pll_config_t * config_)

Parameters

conf	fig	Pointer	to	the	configuration	structure(see	ccm_analog_integer_pll_config_t			
		enumeration).								

Note

This function can't detect whether the Arm PLL has been enabled and used by some IPs.

4.5.23 void CLOCK InitSysPII1 (const ccm_analog_integer_pll_config_t * config)

Parameters

config	Pointer	to	the	configuration	structure(see	ccm_analog_integer_pll_config_t
	enumera	tion)	١.			

Note

This function can't detect whether the SYS PLL has been enabled and used by some IPs.

4.5.24 void CLOCK InitSysPII2 (const ccm_analog_integer_pll_config_t * config)

Parameters

config	Pointer	to	the	configuration	structure(see	ccm_analog_integer_pll_config_t
	enumera	tion)).			

Note

This function can't detect whether the SYS PLL has been enabled and used by some IPs.

4.5.25 void CLOCK_InitSysPII3 (const ccm_analog_integer_pll_config_t * config)

Function Documentation

Parameters

config	Pointer	to	the	configuration	structure(see	ccm_analog_integer_pll_config_t			
	enumeration).								

Note

This function can't detect whether the SYS PLL has been enabled and used by some IPs.

4.5.26 void CLOCK InitAudioPII1 (const ccm_analog_frac_pll_config_t * config)

Parameters

config	Pointer	to	the	configuration	structure(see	ccm_analog_frac_pll_config_t
	enumera	tion).				

Note

This function can't detect whether the AUDIO PLL has been enabled and used by some IPs.

4.5.27 void CLOCK InitAudioPII2 (const ccm_analog_frac_pll_config_t * config)

Parameters

co	nfig	Pointer	to	the	configuration	structure(see	ccm_analog_frac_pll_config_t
		enumera	tion).				

Note

This function can't detect whether the AUDIO PLL has been enabled and used by some IPs.

4.5.28 void CLOCK InitVideoPII1 (const ccm_analog_frac_pll_config_t * config)

Parameters

config	Pointer	to	the	configuration	structure(see	ccm_analog_frac_pll_config_t
	enumera	tion).				

4.5.29 void CLOCK InitIntegerPII (CCM ANALOG Type * base, const ccm_analog_integer_pll_config_t * config, clock_pll_ctrl_t type)

Parameters

base	CCM ANALOG base address
config	Pointer to the configuration structure(see ccm_analog_integer_pll_config_t enumeration).
type	integer pll type

4.5.30 uint32 t CLOCK GetIntegerPIIFreq (CCM ANALOG Type * base, clock_pll_ctrl_t type, uint32 t refClkFreq, bool pll1Bypass)

Parameters

base	CCM ANALOG base address.		
type	integer pll type		
pll1Bypass	pll1 bypass flag		
refClkFreq	Reference clock frequency.		

Returns

Clock frequency

4.5.31 void CLOCK InitFracPII (CCM ANALOG Type * base, const ccm_analog_frac_pll_config_t * config, clock_pll_ctrl_t type)

Parameters

base	CCM ANALOG base address.
config	Pointer to the configuration structure(see ccm_analog_frac_pll_config_t enumeration).
type	fractional pll type.

4.5.32 uint32_t CLOCK_GetFracPllFreq (CCM_ANALOG_Type * base, clock_pll_ctrl_t type, uint32_t refClkFreq)

Parameters

base	CCM_ANALOG base pointer.		
type	fractional pll type.		
refClkFreq	Reference clock frequency.		

Returns

Clock frequency

4.5.33 uint32_t CLOCK_GetPIIFreq (clock_pll_ctrl_t pll)

Parameters

11	
pll	fractional pll type.
P^{ii}	ractional pit type.

Returns

Clock frequency

4.5.34 uint32_t CLOCK_GetPIIRefClkFreq (clock_pll_ctrl_t ctrl)

Parameters

ctrlThe pll control.

Returns

Clock frequency

uint32_t CLOCK_GetFreq (clock_name_t clockName) 4.5.35

This function checks the current clock configurations and then calculates the clock frequency for a specific clock name defined in clock name t.

Parameters

clockName	Clock names defined in clock_name_t
-----------	-------------------------------------

Returns

Clock frequency value in hertz

uint32_t CLOCK_GetClockRootFreq (clock_root_t clockRoot) 4.5.36

Parameters

clockRoot	The clock root used to get the frequency, please refer to clock_root_t.
-----------	---

Returns

The frequency of selected clock root.

uint32 t CLOCK GetCoreM4Freq (void) 4.5.37

Returns

Clock frequency; If the clock is invalid, returns 0.

uint32_t CLOCK_GetAxiFreq (void) 4.5.38

Returns

Clock frequency; If the clock is invalid, returns 0.

uint32_t CLOCK_GetAhbFreq (void)

Returns

Clock frequency; If the clock is invalid, returns 0.

4.5.40 uint32_t CLOCK_GetEnetAxiFreq (void)

return Clock frequency; If the clock is invalid, returns 0.

Chapter 5

IOMUXC: IOMUX Controller

Overview 5.1

IOMUXC driver provides APIs for pin configuration. It also supports the miscellaneous functions integrated in IOMUXC.

Files

• file fsl iomuxc.h

Driver version

• #define FSL_IOMUXC_DRIVER_VERSION (MAKE_VERSION(2, 0, 2)) IOMUXC driver version 2.0.2.

Pin function ID

The pin function ID is a tuple of <muxRegister muxMode inputRegister inputDaisy configRegister>

- #define IOMUXC_PMIC_STBY_REQ 0x30330014, 0x0, 0x00000000, 0x0, 0x3033027C
 #define IOMUXC_PMIC_ON_REQ 0x30330018, 0x0, 0x00000000, 0x0, 0x30330280
 #define IOMUXC_ONOFF 0x3033001C, 0x0, 0x00000000, 0x0, 0x30330284

- #define **IOMUXC_POR_B** 0x30330020, 0x0, 0x00000000, 0x0, 0x30330288
- #define **IOMUXC RTC RESET B** 0x30330024, 0x0, 0x00000000, 0x0, 0x3033028C
- #define IOMUXC_GPIO1_IO00_GPIO1_IO00 0x30330028, 0x0, 0x000000000, 0x0, 0x30330290
- #define IOMUXC GPIO1 IO00 CCM ENET PHY REF CLK ROOT 0x30330028, 0x1, 0x000000000, 0x0, 0x30330290
- #define IOMUXC_GPIO1_IO00_XTALOSC_REF_CLK_32K 0x30330028, 0x5, 0x000000000, 0x0, 0x30330290
- #define IOMUXC_GPIO1_IO00_CCM_EXT_CLK1 0x30330028, 0x6, 0x000000000, 0x0, 0x30330290
- #define IOMUXC GPIO1 IO01 GPIO1 IO01 0x3033002C, 0x0, 0x000000000, 0x0, 0x30330294
- #define IOMUXC_GPIO1_IO01_PWM1_OUT 0x3033002C, 0x1, 0x00000000, 0x0, 0x30330294
- #define IOMUXC_GPIO1_IO01_XTALOSC_REF_CLK_24M 0x3033002C, 0x5, 0x000000000, 0x0, 0x30330294
- #define IOMUXC GPIO1 IO01 CCM EXT CLK2 0x3033002C, 0x6, 0x000000000, 0x0,
- #define IOMUXC GPIO1 IO02 GPIO1 IO02 0x30330030, 0x0, 0x000000000, 0x0, 0x30330298
- #define IOMUXC GPIO1 IO02 WDOG1 WDOG B 0x30330030, 0x1, 0x000000000, 0x0, 0x30330298
- #define IOMUXC_GPIO1_IO02_WDOG1_WDOG_ANY 0x30330030, 0x5, 0x000000000, 0x0,
- #define IOMUXC GPIO1 IO03 GPIO1 IO03 0x30330034, 0x0, 0x000000000, 0x0, 0x3033029-
- #define IOMUXC_GPIO1_IO03_USDHC1_VSELECT 0x30330034, 0x1, 0x00000000, 0x0, 0x3033029C

- #define IOMUXC_GPIO1_IO03_SDMA1_EXT_EVENT0 0x30330034, 0x5, 0x000000000, 0x0, 0x3033029C
- #define IOMUXC_GPIO1_IO04_GPIO1_IO04 0x30330038, 0x0, 0x000000000, 0x0, 0x303302-A0
- #define IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x30330038, 0x1, 0x00000000, 0x0, 0x303302A0
- #define IOMUXC_GPIO1_IO04_SDMA1_EXT_EVENT1 0x30330038, 0x5, 0x000000000, 0x0, 0x303302A0
- #define IOMUXC_GPIO1_IO05_GPIO1_IO05 0x3033003C, 0x0, 0x000000000, 0x0, 0x303302-A4
- #define IOMUXC GPIO1 IO05 M4 NMI 0x3033003C, 0x1, 0x00000000, 0x0, 0x303302A4
- #define IOMUXC_GPIO1_IO05_CCM_PMIC_READY 0x3033003C, 0x5, 0x303304BC, 0x0, 0x303302A4
- #define IOMUXC_GPIO1_IO06_GPIO1_IO06 0x30330040, 0x0, 0x000000000, 0x0, 0x303302-A8
- #define IOMUXC_GPIO1_IO06_ENET1_MDC 0x30330040, 0x1, 0x000000000, 0x0, 0x303302-A8
- #define IOMUXC_GPIO1_IO06_USDHC1_CD_B 0x30330040, 0x5, 0x000000000, 0x0, 0x303302A8
- #define IOMUXC_GPIO1_IO06_CCM_EXT_CLK3 0x30330040, 0x6, 0x000000000, 0x0, 0x303302A8
- #define IOMUXC_GPIO1_IO07_GPIO1_IO07 0x30330044, 0x0, 0x000000000, 0x0, 0x303302-AC
- #define IOMUXC_GPIO1_IO07_ENET1_MDIO 0x30330044, 0x1, 0x303304C0, 0x0, 0x303302AC
- #define IOMUXC_GPIO1_IO07_USDHC1_WP 0x30330044, 0x5, 0x000000000, 0x0, 0x303302-AC
- #define IOMUXC_GPIO1_IO07_CCM_EXT_CLK4 0x30330044, 0x6, 0x00000000, 0x0, 0x303302AC
- #define IOMUXC_GPIO1_IO08_GPIO1_IO08 0x30330048, 0x0, 0x000000000, 0x0, 0x303302-B0
- #define IOMUXC_GPIO1_IO08_ENET1_1588_EVENT0_IN 0x30330048, 0x1, 0x000000000, 0x0, 0x303302B0
- #define IOMUXC_GPIO1_IO08_USDHC2_RESET_B 0x30330048, 0x5, 0x00000000, 0x0, 0x303302B0
- #define IOMUXC_GPIO1_IO09_GPIO1_IO09 0x3033004C, 0x0, 0x000000000, 0x0, 0x303302-B4
- #define IOMUXC_GPIO1_IO09_ENET1_1588_EVENT0_OUT 0x3033004C, 0x1, 0x000000000, 0x0, 0x303302B4
- #define IOMUXC_GPIO1_IO09_USDHC3_RESET_B 0x3033004C, 0x4, 0x00000000, 0x0, 0x303302B4
- #define IOMUXC_GPIO1_IO09_SDMA2_EXT_EVENT0 0x3033004C, 0x5, 0x000000000, 0x0, 0x303302B4
- #define IOMUXC_GPIO1_IO10_GPIO1_IO10 0x30330050, 0x0, 0x000000000, 0x0, 0x303302-B8
- #define IOMUXC_GPIO1_IO10_USB1_OTG_ID 0x30330050, 0x1, 0x000000000, 0x0, 0x303302B8
- #define IOMUXC_GPIO1_IO11_GPIO1_IO11 0x30330054, 0x0, 0x000000000, 0x0, 0x303302-BC
- #define IOMUXC GPIO1 IO11 USB2 OTG ID 0x30330054, 0x1, 0x000000000, 0x0,

- 0x303302BC
- #define IOMUXC GPIO1 IO11 USDHC3 VSELECT 0x30330054, 0x4, 0x00000000, 0x0, 0x303302BC
- #define IOMUXC_GPIO1_IO11_CCM_PMIC_READY 0x30330054, 0x5, 0x303304BC, 0x1, 0x303302BC
- #define IOMUXC GPIO1 IO12 GPIO1 IO12 0x30330058, 0x0, 0x00000000, 0x0, 0x303302-
- #define IOMUXC GPIO1 IO12 USB1 OTG PWR 0x30330058, 0x1, 0x000000000, 0x0, 0x303302C0
- #define IOMUXC GPIO1 IO12 SDMA2 EXT EVENT1 0x30330058, 0x5, 0x000000000, 0x0, 0x303302C0
- #define IOMUXC GPIO1 IO13 GPIO1 IO13 0x3033005C, 0x0, 0x000000000, 0x0, 0x303302-
- #define IOMUXC GPIO1 IO13 USB1 OTG OC 0x3033005C, 0x1, 0x00000000, 0x0, 0x303302C4
- #define IOMUXC GPIO1 IO13 PWM2 OUT 0x3033005C, 0x5, 0x00000000, 0x0, 0x303302-
- #define IOMUXC_GPIO1_IO14_GPIO1_IO14 0x30330060, 0x0, 0x000000000, 0x0, 0x303302-
- #define IOMUXC GPIO1 IO14 USB2 OTG PWR 0x30330060, 0x1, 0x000000000, 0x0, 0x303302C8
- #define IOMUXC GPIO1 IO14 USDHC3 CD B 0x30330060, 0x4, 0x30330544, 0x2,
- #define IOMUXC GPIO1 IO14 PWM3 OUT 0x30330060, 0x5, 0x00000000, 0x0, 0x303302-
- #define IOMUXC GPIO1 IO14 CCM CLKO1 0x30330060, 0x6, 0x000000000, 0x0, 0x303302-
- #define IOMUXC GPIO1 IO15 GPIO1 IO15 0x30330064, 0x0, 0x00000000, 0x0, 0x303302-
- #define IOMUXC GPIO1 IO15 USB2 OTG OC 0x30330064, 0x1, 0x000000000, 0x0, 0x303302CC
- #define IOMUXC GPIO1 IO15 USDHC3 WP 0x30330064, 0x4, 0x30330548, 0x2, 0x303302-
- #define IOMUXC GPIO1 IO15 PWM4 OUT 0x30330064, 0x5, 0x00000000, 0x0, 0x303302-
- #define IOMUXC GPIO1 IO15 CCM CLKO2 0x30330064, 0x6, 0x000000000, 0x0, 0x303302-CC
- #define IOMUXC ENET MDC ENET1 MDC 0x30330068, 0x0, 0x00000000, 0x0, 0x303302-
- #define IOMUXC_ENET_MDC_GPIO1_IO16 0x30330068, 0x5, 0x00000000, 0x0, 0x303302-
- #define IOMUXC ENET MDIO ENET1 MDIO 0x3033006C, 0x0, 0x303304C0, 0x1, 0x303302D4
- #define IOMUXC ENET MDIO GPIO1 IO17 0x3033006C, 0x5, 0x000000000, 0x0, 0x303302-
- #define IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x30330070, 0x0, 0x000000000, 0x0, 0x303302D8
- #define IOMUXC_ENET_TD3_GPIO1_IO18 0x30330070, 0x5, 0x00000000, 0x0, 0x303302D8
 #define IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x30330074, 0x0, 0x00000000, 0x0, 0x303302DC

- #define IOMUXC_ENET_TD2_ENET1_TX_CLK 0x30330074, 0x1, 0x00000000, 0x0, 0x303302DC
- #define IOMUXC_ENET_TD2_GPIO1_IO19 0x30330074, 0x5, 0x00000000, 0x0, 0x303302DC
- #define **IOMUX**C_ENET_TD1_ENET1_RGMII_TD1 0x30330078, 0x0, 0x000000000, 0x0, 0x303302E0
- #define **IOMUXC ENET TD1 GPIO1 IO20** 0x30330078, 0x5, 0x00000000, 0x0, 0x303302E0
- #define IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x3033007C, 0x0, 0x000000000, 0x0, 0x303302E4
- #define IOMUXC_ENET_TD0_GPIO1_IO21 0x3033007C, 0x5, 0x00000000, 0x0, 0x303302E4
- #define IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x30330080, 0x0, 0x000000000, 0x0, 0x303302E8
- #define IOMUXC_ENET_TX_CTL_GPIO1_IO22 0x30330080, 0x5, 0x000000000, 0x0, 0x303302E8
- #define IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x30330084, 0x0, 0x000000000, 0x0, 0x3033302EC
- #define IOMUXC_ENET_TXC_ENET1_TX_ER 0x30330084, 0x1, 0x00000000, 0x0, 0x303302EC
- #define IOMUXC_ENET_TXC_GPIO1_IO23 0x30330084, 0x5, 0x000000000, 0x0, 0x303302E-C
- #define IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x30330088, 0x0, 0x000000000, 0x0, 0x303302F0
- #define IOMUXC_ENET_RX_CTL_GPIO1_IO24 0x30330088, 0x5, 0x00000000, 0x0, 0x303302F0
- #define IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x3033008C, 0x0, 0x000000000, 0x0, 0x303302F4
- #define IOMUXC_ENET_RXC_ENET1_RX_ER 0x3033008C, 0x1, 0x00000000, 0x0, 0x303302F4
- #define IOMUXC_ENET_RXC_GPIO1_IO25 0x3033008C, 0x5, 0x00000000, 0x0, 0x303302-
- #define IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x30330090, 0x0, 0x000000000, 0x0, 0x303302F8
- #define IOMUXC_ENET_RD0_GPIO1_IO26 0x30330090, 0x5, 0x000000000, 0x0, 0x303302F8
- #define IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x30330094, 0x0, 0x000000000, 0x0, 0x303302FC
- #define IOMUXC ENET RD1 GPIO1 IO27 0x30330094, 0x5, 0x00000000, 0x0, 0x303302FC
- #define IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x30330098, 0x0, 0x000000000, 0x0, 0x30330300
- #define **IOMUXC_ENET_RD2_GPIO1_IO28** 0x30330098, 0x5, 0x00000000, 0x0, 0x30330300
- #define IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x3033009C, 0x0, 0x000000000, 0x0, 0x30330304
- #define IOMUXC_ENET_RD3_GPIO1_IO29 0x3033009C, 0x5, 0x000000000, 0x0, 0x30330304
- #define IOMUXC SD1 CLK USDHC1 CLK 0x303300A0, 0x0, 0x000000000, 0x0, 0x30330308
- #define IOMUXC_SD1_CLK_GPIO2_IO00 0x303300A0, 0x5, 0x00000000, 0x0, 0x30330308
- #define IOMUXC_SD1_CMD_USDHC1_CMD 0x303300A4, 0x0, 0x000000000, 0x0, 0x3033030-C
- #define IOMUXC SD1 CMD GPIO2 IO01 0x303300A4, 0x5, 0x00000000, 0x0, 0x3033030C
- #define IOMUXC_SDI_DATA0_USDHC1_DATA0 0x303300A8, 0x0, 0x000000000, 0x0, 0x30330310
- #define IOMUXC SD1 DATA0 GPIO2 IO02 0x303300A8, 0x5, 0x000000000, 0x0, 0x30330310
- #define IOMUXC_SDI_DATAI_USDHC1_DATA1 0x303300AC, 0x0, 0x000000000, 0x0, 0x30330314

- #define **IOMUXC SD1 DATA1 GPIO2 IO03** 0x303300AC, 0x5, 0x00000000, 0x0, 0x30330314
- #define IOMUXC SD1 DATA2 USDHC1 DATA2 0x303300B0, 0x0, 0x000000000, 0x0, 0x30330318
- #define IOMUXC_SD1_DATA2_GPIO2_IO04 0x303300B0, 0x5, 0x000000000, 0x0, 0x30330318
- #define IOMUXC SD1 DATA3 USDHC1 DATA3 0x303300B4, 0x0, 0x000000000, 0x0, 0x3033031C
- #define IOMUXC SD1 DATA3 GPIO2 IO05 0x303300B4, 0x5, 0x000000000, 0x0, 0x3033031-
- #define IOMUXC SD1 DATA4 USDHC1 DATA4 0x303300B8. 0x0. 0x000000000. 0x0. 0x30330320
- #define IOMUXC_SD1_DATA4_GPIO2_IO06 0x303300B8, 0x5, 0x000000000, 0x0, 0x30330320
- #define IOMUXC SD1 DATA5 USDHC1_DATA5 0x303300BC, 0x0, 0x000000000, 0x0, 0x30330324
- #define IOMUXC_SD1_DATA5_GPIO2_IO07 0x303300BC, 0x5, 0x000000000, 0x0, 0x30330324
- #define IOMUXC_SD1_DATA6_USDHC1_DATA6_0x303300C0, 0x0, 0x000000000, 0x0, 0x30330328
- #define IOMUXC_SD1_DATA6_GPIO2_IO08 0x303300C0, 0x5, 0x000000000, 0x0, 0x30330328
- #define IOMUXC_SD1_DATA7_USDHC1_DATA7 0x303300C4, 0x0, 0x000000000, 0x0, 0x3033032C
- #define IOMUXC SD1 DATA7 GPIO2 IO09 0x303300C4, 0x5, 0x000000000, 0x0, 0x3033032-
- #define IOMUXC SD1 RESET B USDHC1 RESET B 0x303300C8, 0x0, 0x000000000, 0x0, 0x30330330
- #define IOMUXC SD1 RESET B GPIO2 IO10 0x303300C8, 0x5, 0x000000000, 0x30330330
- #define IOMUXC_SD1_STROBE_USDHC1_STROBE 0x303300CC, 0x0, 0x000000000, 0x0,
- #define IOMUXC SD1 STROBE GPIO2 IO11 0x303300CC, 0x5, 0x00000000. 0x0. 0x30330334
- #define IOMUXC_SD2_CD_B_USDHC2_CD_B 0x303300D0, 0x0, 0x00000000, 0x0, 0x30330338
- #define IOMUXC_SD2_CD_B_GPIO2 IO12 0x303300D0, 0x5, 0x000000000, 0x0, 0x30330338
- #define IOMUXC_SD2_CLK_USDHC2_CLK 0x303300D4, 0x0, 0x000000000, 0x0, 0x3033033-
- #define IOMUXC SD2 CLK GPIO2 IO13 0x303300D4, 0x5, 0x000000000, 0x0, 0x3033033C
- #define IOMUXC_SD2_CMD_USDHC2_CMD 0x303300D8, 0x0, 0x000000000, 0x0, 0x30330340
 #define IOMUXC_SD2_CMD_GPIO2_IO14 0x303300D8, 0x5, 0x000000000, 0x0, 0x30330340
- #define IOMUXC SD2 DATA0 USDHC2 DATA0 0x303300DC, 0x0, 0x000000000, 0x0,
- #define IOMUXC_SD2_DATA0_GPIO2_IO15 0x303300DC, 0x5, 0x000000000, 0x0, 0x30330344
- #define IOMUXC SD2 DATA1 USDHC2 DATA1 0x303300E0, 0x0, 0x000000000, 0x0,
- #define IOMUXC_SD2_DATA1_GPIO2_IO16 0x303300E0, 0x5, 0x000000000, 0x0, 0x30330348
- #define IOMUXC SD2 DATA2 USDHC2 DATA2 0x303300E4, 0x0, 0x000000000, 0x0,
- #define IOMUXC SD2 DATA2 GPIO2 IO17 0x303300E4, 0x5, 0x000000000, 0x0, 0x3033034-
- #define IOMUXC_SD2_DATA3_USDHC2_DATA3 0x303300E8, 0x0, 0x000000000, 0x0, 0x30330350
- #define IOMUXC_SD2_DATA3_GPIO2_IO18 0x303300E8, 0x5, 0x000000000, 0x0, 0x30330350
- #define IOMUXC_SD2_DATA3_SRC_EARLY_RESET 0x303300E8, 0x6, 0x00000000, 0x0,

- 0x30330350
- #define IOMUXC SD2 RESET B USDHC2 RESET B 0x303300EC, 0x0, 0x000000000, 0x0, 0x30330354
- #define IOMUXC_SD2_RESET_B_GPIO2_IO19 0x303300EC, 0x5, 0x00000000, 0x30330354
- #define IOMUXC SD2 RESET B SRC SYSTEM RESET 0x303300EC, 0x6, 0x000000000, 0x0, 0x30330354
- #define IOMUXC_SD2_WP_USDHC2_WP 0x303300F0, 0x0, 0x000000000, 0x0, 0x30330358
 #define IOMUXC_SD2_WP_GPIO2_IO20 0x303300F0, 0x5, 0x000000000, 0x0, 0x30330358
- #define IOMUXC_NAND_ALE_RAWNAND_ALE 0x303300F4, 0x0, 0x000000000, 0x0, 0x3033035C
- #define IOMUXC NAND ALE OSPI A SCLK 0x303300F4, 0x1, 0x00000000. 0x0. 0x3033035C
- #define IOMUXC_NAND_ALE_GPIO3_IO00 0x303300F4, 0x5, 0x00000000, 0x0, 0x3033035-
- #define IOMUXC NAND CEO B RAWNAND CEO B 0x303300F8, 0x0, 0x000000000, 0x0,
- #define IOMUXC_NAND_CE0_B_QSPI_A_SS0_B 0x303300F8, 0x1, 0x000000000, 0x0, 0x30330360
- #define IOMUXC NAND CEO B GPIO3 IO01 0x303300F8, 0x5, 0x00000000. 0x0. 0x30330360
- #define IOMUXC_NAND_CE1_B_RAWNAND_CE1_B 0x303300FC, 0x0, 0x000000000, 0x0, 0x30330364
- #define IOMUXC NAND CE1 B OSPI A SS1 B 0x303300FC, 0x1, 0x00000000, 0x0, 0x30330364
- #define IOMUXC NAND CE1 B USDHC3 STROBE 0x303300FC, 0x2, 0x000000000, 0x0, 0x30330364
- #define IOMUXC NAND CE1 B GPIO3 IO02 0x303300FC, 0x5, 0x000000000, 0x0. 0x30330364
- #define IOMUXC_NAND_CE2_B_RAWNAND_CE2_B 0x30330100, 0x0, 0x000000000, 0x0, 0x30330368
- #define IOMUXC NAND CE2 B OSPI B SS0 B 0x30330100, 0x1, 0x000000000, 0x0, 0x30330368
- #define IOMUXC NAND CE2 B USDHC3 DATA5 0x30330100, 0x2, 0x000000000, 0x0, 0x30330368
- #define IOMUXC NAND CE2 B GPIO3 IO03 0x30330100, 0x5, 0x000000000, 0x0, 0x30330368
- #define IOMUXC NAND CE3 B RAWNAND CE3 B 0x30330104, 0x0, 0x000000000, 0x0, 0x3033036C
- #define IOMUXC_NAND_CE3_B_QSPI_B_SS1_B 0x30330104, 0x1, 0x000000000, 0x0, 0x3033036C
- #define IOMUXC NAND CE3 B USDHC3 DATA6 0x30330104, 0x2, 0x000000000, 0x0, 0x3033036C
- #define IOMUXC_NAND_CE3_B_GPIO3_IO04 0x30330104, 0x5, 0x00000000, 0x0, 0x3033036C
- #define IOMUXC NAND CLE RAWNAND CLE 0x30330108, 0x0, 0x000000000. 0x0. 0x30330370
- #define IOMUXC_NAND_CLE_QSPI_B_SCLK 0x30330108, 0x1, 0x000000000, 0x0,0x30330370
- #define IOMUXC NAND CLE USDHC3 DATA7 0x30330108, 0x2, 0x00000000, 0x0,

- 0x30330370
- #define IOMUXC_NAND_CLE_GPIO3_IO05 0x30330108, 0x5, 0x00000000, 0x0, 0x30330370
- #define IOMUXC_NAND_DATA00_RAWNAND_DATA00_0x3033010C, 0x0, 0x000000000, 0x0, 0x30330374
- #define IOMUXC_NAND_DATA00_QSPI_A_DATA0 0x3033010C, 0x1, 0x00000000, 0x0, 0x30330374
- #define IOMUXC_NAND_DATA00_GPIO3_IO06 0x3033010C, 0x5, 0x000000000, 0x0, 0x30330374
- #define IOMUXC_NAND_DATA01_RAWNAND_DATA01 0x30330110, 0x0, 0x000000000, 0x0, 0x30330378
- #define IOMUXC_NAND_DATA01_QSPI_A_DATA1 0x30330110, 0x1, 0x000000000, 0x0, 0x30330378
- #define IOMUXC_NAND_DATA01_GPIO3_IO07 0x30330110, 0x5, 0x000000000, 0x0, 0x30330378
- #define IOMUXC_NAND_DATA02_RAWNAND_DATA02 0x30330114, 0x0, 0x000000000, 0x0, 0x3033037C
- #define IOMUXC_NAND_DATA02_QSPI_A_DATA2 0x30330114, 0x1, 0x00000000, 0x0, 0x3033037C
- #define IOMUXC_NAND_DATA02_USDHC3_CD_B 0x30330114, 0x2, 0x30330544, 0x0, 0x3033037C
- #define IOMUXC_NAND_DATA02_GPIO3_IO08 0x30330114, 0x5, 0x00000000, 0x0, 0x3033037C
- #define IOMUXC_NAND_DATA03_RAWNAND_DATA03 0x30330118, 0x0, 0x000000000, 0x0, 0x30330380
- #define IOMUXC_NAND_DATA03_QSPI_A_DATA3 0x30330118, 0x1, 0x000000000, 0x0, 0x30330380
- #define IOMUXC_NAND_DATA03_USDHC3_WP 0x30330118, 0x2, 0x30330548, 0x0, 0x30330380
- #define IOMUXC_NAND_DATA03_GPIO3_IO09 0x30330118, 0x5, 0x000000000, 0x0, 0x30330380
- #define IOMUXC_NAND_DATA04_RAWNAND_DATA04 0x3033011C, 0x0, 0x000000000, 0x0, 0x30330384
- #define IOMUXC_NAND_DATA04_QSPI_B_DATA0 0x3033011C, 0x1, 0x00000000, 0x0, 0x30330384
- #define IOMUXC_NAND_DATA04_USDHC3_DATA0 0x3033011C, 0x2, 0x00000000, 0x0, 0x30330384
- #define IOMUXC_NAND_DATA04_GPIO3_IO10 0x3033011C, 0x5, 0x000000000, 0x0, 0x30330384
- #define IOMUXC_NAND_DATA05_RAWNAND_DATA05 0x30330120, 0x0, 0x000000000, 0x0, 0x30330388
- #define IOMUXC_NAND_DATA05_QSPI_B_DATA1 0x30330120, 0x1, 0x00000000, 0x0, 0x30330388
- #define IOMUXC_NAND_DATA05_USDHC3_DATA1 0x30330120, 0x2, 0x000000000, 0x0, 0x30330388
- #define IOMUXC_NAND_DATA05_GPIO3_IO11 0x30330120, 0x5, 0x000000000, 0x0, 0x30330388
- #define IOMUXC_NAND_DATA06_RAWNAND_DATA06 0x30330124, 0x0, 0x000000000, 0x0, 0x3033038C
- #define IOMUXC_NAND_DATA06_QSPI_B_DATA2 0x30330124, 0x1, 0x00000000, 0x0, 0x3033038C

- #define IOMUXC_NAND_DATA06_USDHC3_DATA2 0x30330124, 0x2, 0x00000000, 0x0, 0x3033038C
- #define IOMUXC_NAND_DATA06_GPIO3_IO12 0x30330124, 0x5, 0x000000000, 0x0, 0x3033038C
- #define IOMUXC_NAND_DATA07_RAWNAND_DATA07 0x30330128, 0x0, 0x000000000, 0x0, 0x30330390
- #define IOMUXC_NAND_DATA07_QSPI_B_DATA3 0x30330128, 0x1, 0x000000000, 0x0, 0x30330390
- #define IOMUXC_NAND_DATA07_USDHC3_DATA3 0x30330128, 0x2, 0x00000000, 0x0, 0x30330390
- #define IOMUXC_NAND_DATA07_GPIO3_IO13 0x30330128, 0x5, 0x000000000, 0x0, 0x30330390
- #define IOMUXC_NAND_DQS_RAWNAND_DQS 0x3033012C, 0x0, 0x000000000, 0x0, 0x30330394
- #define IOMUXC_NAND_DQS_QSPI_A_DQS 0x3033012C, 0x1, 0x00000000, 0x0, 0x30330394
- #define IOMUXC_NAND_DQS_GPIO3_IO14 0x3033012C, 0x5, 0x000000000, 0x0, 0x30330394
- #define IOMUXC_NAND_RE_B_RAWNAND_RE_B 0x30330130, 0x0, 0x000000000, 0x0, 0x30330398
- #define IOMUXC_NAND_RE_B_QSPI_B_DQS 0x30330130, 0x1, 0x000000000, 0x0, 0x30330398
- #define IOMUXC_NAND_RE_B_USDHC3_DATA4 0x30330130, 0x2, 0x000000000, 0x0, 0x30330398
- #define **IOMUXC NAND RE B GPIO3 IO15** 0x30330130, 0x5, 0x000000000, 0x0, 0x30330398
- #define IOMUXC_NAND_READY_B_RAWNAND_READY_B 0x30330134, 0x0, 0x000000000, 0x0, 0x3033039C
- #define IOMUXC_NAND_READY_B_USDHC3_RESET_B 0x30330134, 0x2, 0x00000000, 0x0, 0x3033039C
- #define IOMUXC_NAND_READY_B_GPIO3_IO16 0x30330134, 0x5, 0x00000000, 0x0, 0x3033039C
- #define IOMUXC_NAND_WE_B_RAWNAND_WE_B 0x30330138, 0x0, 0x000000000, 0x0, 0x303303A0
- #define IOMUXC_NAND_WE_B_USDHC3_CLK 0x30330138, 0x2, 0x00000000, 0x0, 0x303303A0
- #define IOMUXC_NAND_WE_B_GPIO3_IO17 0x30330138, 0x5, 0x000000000, 0x0, 0x303303-A0
- #define IOMUXC_NAND_WP_B_RAWNAND_WP_B 0x3033013C, 0x0, 0x000000000, 0x0, 0x303303A4
- #define IOMUXC_NAND_WP_B_USDHC3_CMD 0x3033013C, 0x2, 0x000000000, 0x0, 0x303303A4
- #define IOMUXC_NAND_WP_B_GPIO3_IO18 0x3033013C, 0x5, 0x000000000, 0x0, 0x303303-A4
- #define IOMUXC_SAI5_RXFS_SAI5_RX_SYNC 0x30330140, 0x0, 0x303304E4, 0x0, 0x303303A8
- #define IOMUXC_SAI5_RXFS_SAI1_TX_DATA0 0x30330140, 0x1, 0x00000000, 0x0, 0x303303A8
- #define IOMUXC_SAI5_RXFS_GPIO3_IO19 0x30330140, 0x5, 0x000000000, 0x0, 0x303303A8
- #define IOMUXC_SAI5_RXC_SAI5_RX_BCLK 0x30330144, 0x0, 0x303304D0, 0x0, 0x303303AC
- #define IOMUXC_SAI5_RXC_SAI1_TX_DATA1 0x30330144, 0x1, 0x00000000, 0x0, 0x303303AC
- #define IOMUXC_SAI5_RXC_PDM_CLK 0x30330144, 0x4, 0x000000000, 0x0, 0x303303AC

- #define IOMUXC_SAI5_RXC_GPIO3_IO20 0x30330144, 0x5, 0x00000000, 0x0, 0x303303AC
- #define IOMUXC_SAI5_RXD0_SAI5_RX_DATA0 0x30330148, 0x0, 0x303304D4, 0x0, 0x303303B0
- #define IOMUXC_SAI5_RXD0_SAI1_TX_DATA2 0x30330148, 0x1, 0x00000000, 0x0, 0x303303B0
- #define IOMUXC_SAI5_RXD0_PDM_BIT_STREAM0 0x30330148, 0x4, 0x30330534, 0x0, 0x303303B0
- #define IOMUXC_SAI5_RXD0_GPIO3_IO21 0x30330148, 0x5, 0x000000000, 0x0, 0x303303B0
- #define IOMUXC_SAI5_RXDI_SAI5_RX_DATA1 0x3033014C, 0x0, 0x303304D8, 0x0, 0x303303B4
- #define IOMUXC_SAI5_RXD1_SAI1_TX_DATA3 0x3033014C, 0x1, 0x00000000, 0x0, 0x303303B4
- #define IOMUXC_SAI5_RXD1_SAI1_TX_SYNC 0x3033014C, 0x2, 0x303304CC, 0x0, 0x303303B4
- #define IOMUXC_SAI5_RXD1_SAI5_TX_SYNC 0x3033014C, 0x3, 0x303304EC, 0x0, 0x303303B4
- #define IOMUXC_SAI5_RXD1_PDM_BIT_STREAM1 0x3033014C, 0x4, 0x30330538, 0x0, 0x303303B4
- #define IOMUXC_SAI5_RXD1_GPIO3_IO22 0x3033014C, 0x5, 0x000000000, 0x0, 0x303303-B4
- #define IOMUXC_SAI5_RXD2_SAI5_RX_DATA2 0x30330150, 0x0, 0x303304DC, 0x0, 0x303303B8
- #define IOMUXC_SAI5_RXD2_SAI1_TX_DATA4 0x30330150, 0x1, 0x00000000, 0x0, 0x303303B8
- #define IOMUXC_SAI5_RXD2_SAI1_TX_SYNC 0x30330150, 0x2, 0x303304CC, 0x1, 0x303303B8
- #define IOMUXC_SAI5_RXD2_SAI5_TX_BCLK 0x30330150, 0x3, 0x303304E8, 0x0, 0x303303B8
- #define IOMUXC_SAI5_RXD2_PDM_BIT_STREAM2 0x30330150, 0x4, 0x3033053C, 0x0, 0x303303B8
- #define IOMUXC_SAI5_RXD2_GPIO3_IO23 0x30330150, 0x5, 0x000000000, 0x0, 0x303303B8
- #define IOMUXC_SAI5_RXD3_SAI5_RX_DATA3 0x30330154, 0x0, 0x303304E0, 0x0, 0x303303BC
- #define IOMUXC_SAI5_RXD3_SAI1_TX_DATA5 0x30330154, 0x1, 0x00000000, 0x0, 0x303303BC
- #define IOMUXC_SAI5_RXD3_SAI1_TX_SYNC 0x30330154, 0x2, 0x303304CC, 0x2, 0x303303BC
- #define IOMUXC_SAI5_RXD3_SAI5_TX_DATA0 0x30330154, 0x3, 0x00000000, 0x0, 0x303303BC
- #define IOMUXC_SAI5_RXD3_PDM_BIT_STREAM3 0x30330154, 0x4, 0x30330540, 0x0, 0x303303BC
- #define IOMUXC_SAI5_RXD3_GPIO3_IO24 0x30330154, 0x5, 0x000000000, 0x0, 0x303303B-C
- #define IOMUXC_SAI5_MCLK_SAI5_MCLK 0x30330158, 0x0, 0x3033052C, 0x0, 0x303303-C0
- #define IOMUXC_SAI5_MCLK_SAI1_TX_BCLK 0x30330158, 0x1, 0x303304C8, 0x0, 0x303303C0
- #define IOMUXC_SAI5_MCLK_GPIO3_IO25 0x30330158, 0x5, 0x000000000, 0x0, 0x303303-C0
- #define IOMUXC_SAI1_RXFS_SAI1_RX_SYNC 0x3033015C, 0x0, 0x303304C4, 0x0,

- 0x303303C4
- #define IOMUXC_SAI1_RXFS_SAI5_RX_SYNC 0x3033015C, 0x1, 0x303304E4, 0x1, 0x303303C4
- #define IOMUXC_SAI1_RXFS_CORESIGHT_TRACE_CLK 0x3033015C, 0x4, 0x00000000, 0x0, 0x303303C4
- #define IOMUXC_SAI1_RXFS_GPIO4_IO00 0x3033015C, 0x5, 0x000000000, 0x0, 0x303303-C4
- #define IOMUXC_SAI1_RXC_SAI1_RX_BCLK 0x30330160, 0x0, 0x000000000, 0x0, 0x303303C8
- #define IOMUXC_SAI1_RXC_SAI5_RX_BCLK 0x30330160, 0x1, 0x303304D0, 0x1, 0x303303C8
- #define IOMUXC_SAI1_RXC_CORESIGHT_TRACE_CTL 0x30330160, 0x4, 0x00000000, 0x0, 0x303303C8
- #define IOMUXC SAI1 RXC GPIO4 IO01 0x30330160, 0x5, 0x00000000, 0x0, 0x303303C8
- #define IOMUXC_SAI1_RXD0_SAI1_RX_DATA0 0x30330164, 0x0, 0x000000000, 0x0, 0x303303CC
- #define IOMUXC_SAI1_RXD0_SAI5_RX_DATA0 0x30330164, 0x1, 0x303304D4, 0x1, 0x303303CC
- #define IOMUXC_SAI1_RXD0_SAI1_TX_DATA1 0x30330164, 0x2, 0x00000000, 0x0, 0x303303CC
- #define IOMUXC_SAI1_RXD0_PDM_BIT_STREAM0 0x30330164, 0x3, 0x30330534, 0x1, 0x303303CC
- #define IOMUXC_SAI1_RXD0_CORESIGHT_TRACE0 0x30330164, 0x4, 0x00000000, 0x0, 0x303303CC
- #define IOMUXC_SAI1_RXD0_GPIO4_IO02 0x30330164, 0x5, 0x000000000, 0x0, 0x303303C-C
- #define IOMUXC_SAI1_RXD0_SRC_BOOT_CFG0 0x30330164, 0x6, 0x000000000, 0x0, 0x303303CC
- #define IOMUXC_SAI1_RXD1_SAI1_RX_DATA1 0x30330168, 0x0, 0x000000000, 0x0, 0x303303D0
- #define IOMUXC_SAI1_RXD1_SAI5_RX_DATA1 0x30330168, 0x1, 0x303304D8, 0x1, 0x303303D0
- #define IOMUXC_SAI1_RXD1_PDM_BIT_STREAM1 0x30330168, 0x3, 0x30330538, 0x1, 0x303303D0
- #define IOMUXC_SAI1_RXD1_CORESIGHT_TRACE1 0x30330168, 0x4, 0x00000000, 0x0, 0x303303D0
- #define IOMUXC_SAI1_RXD1_GPIO4_IO03 0x30330168, 0x5, 0x000000000, 0x0, 0x303303D0
- #define IOMUXC_SAI1_RXD1_SRC_BOOT_CFG1 0x30330168, 0x6, 0x00000000, 0x0, 0x303303D0
- #define IOMUXC_SAI1_RXD2_SAI1_RX_DATA2 0x3033016C, 0x0, 0x000000000, 0x0, 0x303303D4
- #define IOMUXC_SAI1_RXD2_SAI5_RX_DATA2 0x3033016C, 0x1, 0x303304DC, 0x1, 0x303303D4
- #define IOMUXC_SAI1_RXD2_PDM_BIT_STREAM2 0x3033016C, 0x3, 0x3033053C, 0x1, 0x303303D4
- #define IOMUXC_SAI1_RXD2_CORESIGHT_TRACE2 0x3033016C, 0x4, 0x00000000, 0x0, 0x303303D4
- #define IOMUXC_SAI1_RXD2_GPIO4_IO04 0x3033016C, 0x5, 0x000000000, 0x0, 0x303303-D4
- #define IOMUXC_SAI1_RXD2_SRC_BOOT_CFG2 0x3033016C, 0x6, 0x000000000, 0x0,

- 0x303303D4
- #define IOMUXC_SAI1_RXD3_SAI1_RX_DATA3 0x30330170, 0x0, 0x000000000, 0x0, 0x303303D8
- #define IOMUXC_SAI1_RXD3_SAI5_RX_DATA3 0x30330170, 0x1, 0x303304E0, 0x1, 0x303303D8
- #define IOMUXC_SAI1_RXD3_PDM_BIT_STREAM3 0x30330170, 0x3, 0x30330540, 0x1, 0x303303D8
- #define IOMUXC_SAI1_RXD3_CORESIGHT_TRACE3 0x30330170, 0x4, 0x000000000, 0x0, 0x303303D8
- #define IOMUXC_SAI1_RXD3_GPIO4_IO05 0x30330170, 0x5, 0x000000000, 0x0, 0x303303D8
- #define IOMUXC_SAII_RXD3_SRC_BOOT_CFG3 0x30330170, 0x6, 0x00000000, 0x0, 0x303303D8
- #define IOMUXC_SAI1_RXD4_SAI1_RX_DATA4 0x30330174, 0x0, 0x00000000, 0x0, 0x303303DC
- #define IOMUXC_SAI1_RXD4_SAI6_TX_BCLK 0x30330174, 0x1, 0x3033051C, 0x0, 0x303303DC
- #define IOMUXC_SAI1_RXD4_SAI6_RX_BCLK 0x30330174, 0x2, 0x30330510, 0x0, 0x303303DC
- #define IOMUXC_SAI1_RXD4_CORESIGHT_TRACE4 0x30330174, 0x4, 0x00000000, 0x0, 0x303303DC
- #define IOMUXC_SAI1_RXD4_GPIO4_IO06 0x30330174, 0x5, 0x000000000, 0x0, 0x303303D-C
- #define IOMUXC_SAI1_RXD4_SRC_BOOT_CFG4 0x30330174, 0x6, 0x00000000, 0x0, 0x303303DC
- #define IOMUXC_SAI1_RXD5_SAI1_RX_DATA5 0x30330178, 0x0, 0x000000000, 0x0, 0x303303E0
- #define IOMUXC_SAI1_RXD5_SAI6_TX_DATA0 0x30330178, 0x1, 0x00000000, 0x0, 0x303303E0
- #define IOMUXC_SAI1_RXD5_SAI6_RX_DATA0 0x30330178, 0x2, 0x30330514, 0x0, 0x303303E0
- #define IOMUXC_SAI1_RXD5_SAI1_RX_SYNC 0x30330178, 0x3, 0x303304C4, 0x1, 0x303303E0
- #define IOMUXC_SAI1_RXD5_CORESIGHT_TRACE5 0x30330178, 0x4, 0x00000000, 0x0, 0x303303E0
- #define IOMUXC SAI1 RXD5 GPIO4 IO07 0x30330178, 0x5, 0x000000000, 0x0, 0x303303E0
- #define IOMUXC_SAI1_RXD5_SRC_BOOT_CFG5 0x30330178, 0x6, 0x00000000, 0x0, 0x303303E0
- #define IOMUXC_SAI1_RXD6_SAI1_RX_DATA6 0x3033017C, 0x0, 0x000000000, 0x0, 0x303303E4
- #define IOMUXC_SAI1_RXD6_SAI6_TX_SYNC 0x3033017C, 0x1, 0x30330520, 0x0, 0x303303E4
- #define IOMUXC_SAI1_RXD6_SAI6_RX_SYNC 0x3033017C, 0x2, 0x30330518, 0x0, 0x303303E4
- #define IOMUXC_SAI1_RXD6_CORESIGHT_TRACE6 0x3033017C, 0x4, 0x00000000, 0x0, 0x303303E4
- #define IOMUXC_SAI1_RXD6_GPIO4_IO08 0x3033017C, 0x5, 0x000000000, 0x0, 0x303303-E4
- #define IOMUXC_SAI1_RXD6_SRC_BOOT_CFG6 0x3033017C, 0x6, 0x000000000, 0x0, 0x303303E4
- #define IOMUXC_SAI1_RXD7_SAI1_RX_DATA7 0x30330180, 0x0, 0x000000000, 0x0,

- 0x303303E8
- #define IOMUXC_SAI1_RXD7_SAI6_MCLK 0x30330180, 0x1, 0x30330530, 0x0, 0x303303E8
- #define IOMUXC_SAI1_RXD7_SAI1_TX_SYNC 0x30330180, 0x2, 0x303304CC, 0x4, 0x303303E8
- #define IOMUXC_SAI1_RXD7_SAI1_TX_DATA4 0x30330180, 0x3, 0x00000000, 0x0, 0x303303E8
- #define IOMUXC_SAI1_RXD7_CORESIGHT_TRACE7 0x30330180, 0x4, 0x00000000, 0x0, 0x303303E8
- #define IOMUXC_SAI1_RXD7_GPIO4_IO09 0x30330180, 0x5, 0x000000000, 0x0, 0x303303E8
- #define IOMUXC_SAII_RXD7_SRC_BOOT_CFG7 0x30330180, 0x6, 0x000000000, 0x0, 0x303303E8
- #define IOMUXC_SAI1_TXFS_SAI1_TX_SYNC 0x30330184, 0x0, 0x303304CC, 0x3, 0x303303EC
- #define IOMUXC_SAI1_TXFS_SAI5_TX_SYNC 0x30330184, 0x1, 0x303304EC, 0x1, 0x303303EC
- #define IOMUXC_SAI1_TXFS_CORESIGHT_EVENTO 0x30330184, 0x4, 0x00000000, 0x0, 0x303303EC
- #define IOMUXC_SAI1_TXFS_GPIO4_IO10 0x30330184, 0x5, 0x00000000, 0x0, 0x303303EC
- #define IOMUXC_SAI1_TXC_SAI1_TX_BCLK 0x30330188, 0x0, 0x303304C8, 0x1, 0x303303F0
- #define IOMUXC_SAI1_TXC_SAI5_TX_BCLK 0x30330188, 0x1, 0x303304E8, 0x1, 0x303303F0
- #define IOMUXC_SAI1_TXC_CORESIGHT_EVENTI 0x30330188, 0x4, 0x00000000, 0x0, 0x303303F0
- #define **IOMUXC SAI1 TXC GPIO4 IO11** 0x30330188, 0x5, 0x00000000, 0x0, 0x303303F0
- #define IOMUXC_SAI1_TXD0_SAI1_TX_DATA0 0x3033018C, 0x0, 0x00000000, 0x0, 0x303303F4
- #define IOMUXC_SAI1_TXD0_SAI5_TX_DATA0 0x3033018C, 0x1, 0x00000000, 0x0, 0x303303F4
- #define IOMUXC_SAI1_TXD0_CORESIGHT_TRACE8 0x3033018C, 0x4, 0x00000000, 0x0, 0x303303F4
- #define IOMUXC_SAI1_TXD0_GPIO4_IO12 0x3033018C, 0x5, 0x000000000, 0x0, 0x303303F4
- #define IOMUXC_SAII_TXDO_SRC_BOOT_CFG8 0x3033018C, 0x6, 0x00000000, 0x0, 0x303303F4
- #define IOMUXC_SAI1_TXD1_SAI1_TX_DATA1 0x30330190, 0x0, 0x000000000, 0x0, 0x303303F8
- #define IOMUXC_SAI1_TXD1_SAI5_TX_DATA1 0x30330190, 0x1, 0x000000000, 0x0, 0x303303F8
- #define IOMUXC_SAI1_TXD1_CORESIGHT_TRACE9 0x30330190, 0x4, 0x000000000, 0x0, 0x303303F8
- #define IOMUXC_SAI1_TXD1_GPIO4_IO13 0x30330190, 0x5, 0x000000000, 0x0, 0x303303F8
- #define IOMUXC_SAI1_TXD1_SRC_BOOT_CFG9 0x30330190, 0x6, 0x000000000, 0x0, 0x303303F8
- #define IOMUXC_SAI1_TXD2_SAI1_TX_DATA2 0x30330194, 0x0, 0x000000000, 0x0, 0x303303FC
- #define IOMUXC_SAI1_TXD2_SAI5_TX_DATA2 0x30330194, 0x1, 0x00000000, 0x0, 0x303303FC
- #define IOMUXC_SAI1_TXD2_CORESIGHT_TRACE10 0x30330194, 0x4, 0x000000000, 0x0, 0x303303FC
- #define IOMUXC_SAI1_TXD2_GPIO4_IO14 0x30330194, 0x5, 0x000000000, 0x0, 0x303303FC
- #define IOMUXC_SAI1_TXD2_SRC_BOOT_CFG10 0x30330194, 0x6, 0x000000000, 0x0,

- 0x303303FC
- #define IOMUXC_SAI1_TXD3_SAI1_TX_DATA3 0x30330198, 0x0, 0x000000000, 0x0, 0x30330400
- #define IOMUXC_SAI1_TXD3_SAI5_TX_DATA3 0x30330198, 0x1, 0x00000000, 0x0, 0x30330400
- #define IOMUXC_SAI1_TXD3_CORESIGHT_TRACE11 0x30330198, 0x4, 0x000000000, 0x0, 0x30330400
- #define IOMUXC_SAI1_TXD3_GPIO4_IO15 0x30330198, 0x5, 0x000000000, 0x0, 0x30330400
- #define IOMUXC_SAII_TXD3_SRC_BOOT_CFG11 0x30330198, 0x6, 0x000000000, 0x0, 0x30330400
- #define IOMUXC_SAI1_TXD4_SAI1_TX_DATA4 0x3033019C, 0x0, 0x000000000, 0x0, 0x30330404
- #define IOMUXC_SAI1_TXD4_SAI6_RX_BCLK 0x3033019C, 0x1, 0x30330510, 0x1, 0x30330404
- #define IOMUXC_SAI1_TXD4_SAI6_TX_BCLK 0x3033019C, 0x2, 0x3033051C, 0x1, 0x30330404
- #define IOMUXC_SAI1_TXD4_CORESIGHT_TRACE12 0x3033019C, 0x4, 0x00000000, 0x0, 0x30330404
- #define IOMUXC_SAI1_TXD4_GPIO4_IO16 0x3033019C, 0x5, 0x000000000, 0x0, 0x30330404
- #define IOMUXC_SAI1_TXD4_SRC_BOOT_CFG12 0x3033019C, 0x6, 0x000000000, 0x0, 0x30330404
- #define IOMUXC_SAI1_TXD5_SAI1_TX_DATA5 0x303301A0, 0x0, 0x000000000, 0x0, 0x30330408
- #define IOMUXC_SAI1_TXD5_SAI6_RX_DATA0 0x303301A0, 0x1, 0x30330514, 0x1, 0x30330408
- #define IOMUXC_SAI1_TXD5_SAI6_TX_DATA0 0x303301A0, 0x2, 0x00000000, 0x0, 0x30330408
- #define IOMUXC_SAI1_TXD5_CORESIGHT_TRACE13 0x303301A0, 0x4, 0x000000000, 0x0, 0x30330408
- #define IOMUXC_SAI1_TXD5_GPIO4_IO17 0x303301A0, 0x5, 0x00000000, 0x0, 0x30330408
- #define IOMUXC_SAI1_TXD5_SRC_BOOT_CFG13 0x303301A0, 0x6, 0x000000000, 0x0, 0x30330408
- #define IOMUXC_SAI1_TXD6_SAI1_TX_DATA6 0x303301A4, 0x0, 0x000000000, 0x0, 0x3033040C
- #define IOMUXC_SAI1_TXD6_SAI6_RX_SYNC 0x303301A4, 0x1, 0x30330518, 0x1, 0x3033040C
- #define IOMUXC_SAI1_TXD6_SAI6_TX_SYNC 0x303301A4, 0x2, 0x30330520, 0x1, 0x3033040C
- #define IOMUXC_SAI1_TXD6_CORESIGHT_TRACE14 0x303301A4, 0x4, 0x00000000, 0x0, 0x3033040C
- #define IOMUXC_SAI1_TXD6_GPIO4_IO18 0x303301A4, 0x5, 0x000000000, 0x0, 0x3033040-
- #define IOMUXC_SAI1_TXD6_SRC_BOOT_CFG14 0x303301A4, 0x6, 0x00000000, 0x0, 0x3033040C
- #define IOMUXC_SAI1_TXD7_SAI1_TX_DATA7 0x303301A8, 0x0, 0x000000000, 0x0, 0x30330410
- #define IOMUXC_SAI1_TXD7_SAI6_MCLK 0x303301A8, 0x1, 0x30330530, 0x1, 0x30330410
- #define IOMUXC_SAI1_TXD7_PDM_CLK 0x303301A8, 0x3, 0x00000000, 0x0, 0x30330410
- #define IOMUXC_SAI1_TXD7_CORESIGHT_TRACE15 0x303301A8, 0x4, 0x00000000, 0x0, 0x30330410

- #define IOMUXC SAI1 TXD7 GPIO4 IO19 0x303301A8, 0x5, 0x000000000, 0x0, 0x30330410
- #define IOMUXC SAIT TXD7 SRC BOOT CFG15 0x303301A8, 0x6, 0x000000000, 0x0, 0x30330410
- #define IOMUXC_SAI1_MCLK_SAI1_MCLK 0x303301AC, 0x0, 0x000000000, 0x0, 0x30330414
 #define IOMUXC_SAI1_MCLK_SAI5_MCLK 0x303301AC, 0x1, 0x3033052C, 0x1, 0x30330414
- #define IOMUXC SAI1 MCLK SAI1 TX BCLK 0x303301AC, 0x2, 0x303304C8, 0x2,
- #define IOMUXC_SAI1_MCLK_PDM_CLK 0x303301AC, 0x3, 0x00000000, 0x0, 0x30330414
- #define IOMUXC SAI1 MCLK GPIO4 IO20 0x303301AC, 0x5, 0x000000000, 0x0, 0x30330414
- #define IOMUXC_SAI2_RXFS_SAI2_RX_SYNC 0x303301B0, 0x0, 0x000000000, 0x0, 0x30330418
- #define IOMUXC SAI2 RXFS SAI5 TX SYNC 0x303301B0, 0x1, 0x303304EC, 0x2. 0x30330418
- #define IOMUXC SAI2 RXFS SAI5 TX DATA1 0x303301B0, 0x2, 0x000000000, 0x0, 0x30330418
- #define IOMUXC SAI2 RXFS SAI2 RX DATA1 0x303301B0, 0x3, 0x000000000, 0x0, 0x30330418
- #define IOMUXC_SAI2_RXFS_UART1_TX 0x303301B0, 0x4, 0x00000000, 0X0, 0x30330418
- #define **IOMUXC SAI2 RXFS UART1 RX** 0x303301B0, 0x4, 0x303304F4, 0x2, 0x30330418
- #define IOMUXC SAI2 RXFS GPIO4 IO21 0x303301B0, 0x5, 0x000000000, 0x0, 0x30330418
- #define IOMUXC SAI2 RXC SAI2 RX BCLK 0x303301B4, 0x0, 0x00000000. 0x3033041C
- #define IOMUXC SAI2 RXC SAI5 TX BCLK 0x303301B4, 0x1, 0x303304E8, 0x2. 0x3033041C
- #define IOMUXC SAI2 RXC UART1 RX 0x303301B4, 0x4, 0x303304F4, 0x3, 0x3033041C
- #define IOMUXC_SAI2_RXC_UART1_TX 0x303301B4, 0x4, 0x00000000, 0X0, 0x3033041C
- #define IOMUXC SAI2 RXC GPIO4 IO22 0x303301B4, 0x5, 0x00000000, 0x0, 0x3033041C
- #define IOMUXC SAI2 RXD0 SAI2 RX DATA0 0x303301B8, 0x0, 0x000000000, 0x0, 0x30330420
- #define IOMUXC SAI2 RXD0 SAI5 TX DATA0 0x303301B8. 0x1. 0x000000000. 0x0.0x30330420
- #define IOMUXC SAI2 RXD0 UART1 RTS B 0x303301B8, 0x4, 0x303304F0, 0x20x30330420
- #define IOMUXC SAI2 RXD0 UART1 CTS B 0x303301B8, 0x4, 0X0,0x000000000, 0x30330420
- #define IOMUXC_SAI2_RXD0_GPIO4_IO23 0x303301B8, 0x5, 0x00000000, 0x0, 0x30330420
- #define IOMUXC_SAI2_TXFS_SAI2_TX_SYNC 0x303301BC, 0x0, 0x000000000, 0x0, 0x30330424
- #define IOMUXC SAI2 TXFS SAI5 TX DATA1 0x303301BC, 0x1, 0x00000000. 0x0. 0x30330424
- #define IOMUXC_SAI2_TXFS_SAI2_TX_DATA1 0x303301BC, 0x3, 0x000000000, 0x0, 0x30330424
- #define IOMUXC_SAI2_TXFS_UART1_CTS_B 0x303301BC, 0x4, 0x00000000, 0X0, 0x30330424
- #define IOMUXC SAI2 TXFS UART1 RTS B 0x303301BC, 0x4, 0x303304F0. 0x3.0x30330424
- #define IOMUXC SAI2 TXFS GPIO4 IO24 0x303301BC, 0x5, 0x00000000, 0x0, 0x30330424
- #define IOMUXC_SAI2_TXC_SAI2_TX_BCLK 0x303301C0, 0x0. 0x00000000. 0x0.
- #define IOMUXC SAI2 TXC SAI5 TX DATA2 0x303301C0, 0x1, 0x000000000, 0x0, 0x30330428

- #define IOMUXC SAI2 TXC GPIO4 IO25 0x303301C0, 0x5, 0x00000000, 0x0, 0x30330428
- #define IOMUXC SAI2 TXD0 SAI2 TX DATA0 0x303301C4. 0x0. 0x000000000. 0x0. 0x3033042C
- #define IOMUXC_SAI2_TXD0_SAI5_TX_DATA3 0x303301C4, 0x1, 0x00000000, 0x0, 0x3033042C
- #define IOMUXC SAI2 TXD0 GPIO4 IO26 0x303301C4, 0x5, 0x00000000, 0x0, 0x3033042-
- #define IOMUXC_SAI2_MCLK_SAI2_MCLK 0x303301C8, 0x0, 0x000000000, 0x0, 0x30330430
 #define IOMUXC_SAI2_MCLK_SAI5_MCLK 0x303301C8, 0x1, 0x3033052C, 0x2, 0x30330430
 #define IOMUXC_SAI2_MCLK_GPIO4_IO27 0x303301C8, 0x5, 0x000000000, 0x0, 0x30330430
 #define IOMUXC_SAI2_MCLK_GPIO4_IO27 0x303301C8, 0x5, 0x000000000, 0x0, 0x30330430

- #define IOMUXC_SAI3_RXFS_SAI3_RX_SYNC 0x303301CC, 0x0, 0x000000000, 0x0,
- #define IOMUXC SAI3 RXFS GPT1 CAPTURE1 0x303301CC, 0x1, 0x000000000, 0x0, 0x30330434
- #define IOMUXC_SAI3_RXFS_SAI5_RX_SYNC 0x303301CC, 0x2, 0x303304E4, 0x20x30330434
- #define IOMUXC SAI3 RXFS SAI3 RX DATA1 0x303301CC, 0x3, 0x00000000, 0x0, 0x30330434
- #define IOMUXC_SAI3_RXFS_GPIO4_IO28 0x303301CC, 0x5, 0x00000000, 0x0, 0x30330434
- #define IOMUXC SAI3 RXC SAI3 RX BCLK 0x303301D0, 0x0, 0x000000000. 0x30330438
- #define IOMUXC_SAI3_RXC_GPT1_CLK 0x303301D0, 0x1, 0x00000000, 0x0, 0x30330438
- #define IOMUXC SAI3 RXC SAI5 RX BCLK 0x303301D0, 0x2, 0x303304D0, 0x2, 0x30330438
- #define IOMUXC_SAI3_RXC_UART2_CTS_B 0x303301D0, 0x40x000000000, 0X0, 0x30330438
- #define IOMUXC_SAI3_RXC_UART2_RTS_B 0x303301D0, 0x4, 0x303304F8, 0x2, 0x30330438
 #define IOMUXC_SAI3_RXC_GPIO4_IO29 0x303301D0, 0x5, 0x000000000, 0x0, 0x30330438
- #define IOMUXC_SAI3_RXD_SAI3_RX_DATA0 0x303301D4, 0x0, 0x000000000, 0x0, 0x3033043C
- #define IOMUXC SAI3 RXD GPT1 COMPARE1 0x303301D4, 0x1, 0x000000000, 0x0, 0x3033043C
- #define IOMUXC SAI3 RXD SAI5 RX DATA0 0x303301D4, 0x2, 0x303304D4, 0x2,
- #define IOMUXC SAI3 RXD UART2 RTS B 0x303301D4, 0x4, 0x303304F8, 0x3, 0x3033043-
- #define IOMUXC_SAI3_RXD_UART2_CTS_B 0x303301D4, 0x4, 0x00000000, 0X0, 0x3033043C
- #define IOMUXC SAI3 RXD GPIO4 IO30 0x303301D4, 0x5, 0x00000000, 0x0, 0x3033043C
- #define IOMUXC_SAI3_TXFS_SAI3_TX_SYNC 0x303301D8, 0x0, 0x000000000. 0x30330440
- #define IOMUXC SAI3 TXFS GPT1 CAPTURE2 0x303301D8. 0x1. 0x000000000. 0x0.
- #define IOMUXC_SAI3_TXFS_SAI5_RX_DATA1 0x303301D8, 0x2, 0x303304D8, 0x2,
- #define IOMUXC SAI3 TXFS SAI3 TX DATA1 0x303301D8, 0x3, 0x000000000, 0x0,
- #define IOMUXC_SAI3_TXFS_UART2_RX 0x303301D8, 0x4, 0x303304FC, 0x2, 0x30330440
- #define **IOMUXC SAI3 TXFS UART2 TX** 0x303301D8, 0x4, 0x00000000, 0X0, 0x30330440
- #define IOMUXC_SAI3_TXFS_GPIO4_IO31 0x303301D8, 0x5, 0x00000000, 0x0, 0x30330440
- #define IOMUXC_SAI3_TXC_SAI3_TX_BCLK 0x303301DC, 0x0, 0x000000000,

- 0x30330444
- #define IOMUXC SAI3 TXC GPT1 COMPARE2 0x303301DC. 0x1. 0x000000000. 0x0.
- #define IOMUXC_SAI3_TXC_SAI5_RX_DATA2 0x303301DC, 0x2, 0x303304DC, 0x2, 0x30330444
- #define IOMUXC_SAI3_TXC_UART2_TX 0x303301DC, 0x4, 0x00000000, 0X0, 0x30330444
 #define IOMUXC_SAI3_TXC_UART2_RX 0x303301DC, 0x4, 0x303304FC, 0x3, 0x30330444
- #define IOMUXC_SAI3_TXC_GPIO5_IO00 0x303301DC, 0x5, 0x000000000, 0x0, 0x30330444
- #define IOMUXC SAI3 TXD SAI3 TX DATA0 0x303301E0, 0x0, 0x000000000. 0x30330448
- #define IOMUXC_SAI3_TXD_GPT1_COMPARE3 0x303301E0, 0x1, 0x00000000, 0x0, 0x30330448
- #define IOMUXC SAI3 TXD SAI5 RX DATA3 0x303301E0, 0x2, 0x303304E0, 0x2,
- #define IOMUXC_SAI3_TXD_GPIO5_IO01 0x303301E0, 0x5, 0x00000000, 0x0, 0x30330448
- #define IOMUXC SAI3 MCLK SAI3 MCLK 0x303301E4, 0x0, 0x00000000, 0x0, 0x3033044-
- #define IOMUXC_SAI3_MCLK_PWM4_OUT 0x303301E4, 0x1, 0x000000000, 0x0, 0x3033044-
- #define IOMUXC SAI3 MCLK SAI5 MCLK 0x303301E4, 0x2, 0x3033052C, 0x3, 0x3033044-
- #define IOMUXC SAI3 MCLK GPIO5 IO02 0x303301E4, 0x5, 0x000000000, 0x0, 0x3033044-
- #define **IOMUXC SPDIF TX SPDIF1 OUT** 0x303301E8, 0x0, 0x00000000, 0x0, 0x30330450
- #define IOMUXC_SPDIF_TX_PWM3_OUT 0x303301E8, 0x1, 0x000000000, 0x0, 0x30330450
- #define IOMUXC_SPDIF_TX_GPIO5_IO03 0x303301E8, 0x5, 0x000000000, 0x0, 0x30330450
- #define IOMUXC SPDIF RX SPDIF1 IN 0x303301EC, 0x0, 0x00000000, 0x0, 0x30330454
- #define IOMUXC SPDIF RX PWM2 OUT 0x303301EC, 0x1, 0x00000000, 0x0, 0x30330454
- #define IOMUXC SPDIF RX GPIO5 IO04 0x303301EC, 0x5, 0x00000000, 0x0, 0x30330454
- #define IOMUXC SPDIF EXT CLK SPDIF1 EXT CLK 0x303301F0. 0x0. 0x000000000. 0x0, 0x30330458
- #define IOMUXC SPDIF EXT CLK PWM1 OUT 0x303301F0, 0x1, 0x000000000, 0x0, 0x30330458
- #define IOMUXC SPDIF EXT CLK GPIO5 IO05 0x303301F0, 0x5, 0x000000000, 0x0, 0x30330458
- #define IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK 0x303301F4, 0x0, 0x000000000, 0x0, 0x3033045C
- #define IOMUXC ECSPI1 SCLK UART3 RX 0x303301F4, 0x1, 0x30330504, 0x0, 0x3033045-
- #define IOMUXC_ECSPI1_SCLK_UART3_TX 0x303301F4, 0x1, 0X0, 0x00000000, 0x3033045C
- #define IOMUXC ECSPI1 SCLK GPIO5 IO06 0x303301F4, 0x5, 0x000000000, 0x0, 0x3033045C
- #define IOMUXC ECSPI1 MOSI ECSPI1 MOSI 0x303301F8. 0x0. 0x000000000, 0x0, 0x30330460
- #define IOMUXC ECSPI1 MOSI UART3 TX 0x303301F8, 0x1. 0x000000000, 0X0,
- #define **IOMUXC_ECSPI1_MOSI_UART3_RX** 0x303301F8, 0x1, 0x30330504, 0x1, 0x30330460
- #define IOMUXC ECSPI1 MOSI GPIO5 IO07 0x303301F8, 0x5, 0x000000000, 0x0, 0x30330460
- #define IOMUXC_ECSPI1_MISO_ECSPI1_MISO_0x303301FC, 0x0, 0x00000000, 0x0.

- 0x30330464
- #define IOMUXC ECSPI1 MISO UART3 CTS B 0x303301FC, 0x1, 0x00000000, 0X0,
- #define IOMUXC_ECSPI1_MISO_UART3_RTS_B 0x303301FC, 0x1, 0x30330500, 0x0, 0x30330464
- #define IOMUXC ECSPI1 MISO GPIO5 IO08 0x303301FC, 0x5, 0x000000000. 0x0.
- #define IOMUXC ECSPI1 SS0 ECSPI1 SS0 0x30330200, 0x0, 0x000000000, 0x0, 0x30330468
- #define IOMUXC ECSPII SSO UART3 RTS B 0x30330200. 0x1. 0x30330500.
- #define IOMUXC ECSPI1 SS0 UART3 CTS B 0x30330200, 0x1, 0x000000000, 0X0
- #define IOMUXC ECSPI1 SS0 GPIO5 IO09 0x30330200, 0x5, 0x00000000, 0x0, 0x30330468
- #define IOMUXC ECSPI2_SCLK_ECSPI2_SCLK 0x30330204, 0x0, 0x00000000, 0x0,
- #define IOMUXC ECSPI2 SCLK UART4 RX 0x30330204, 0x1, 0x3033050C, 0x0, 0x3033046-
- #define IOMUXC ECSPI2 SCLK UART4 TX 0x30330204, 0x1, 0X0, 0x00000000, 0x3033046C
- #define IOMUXC_ECSPI2_SCLK_GPIO5 IO10 0x30330204, 0x5. 0x000000000, 0x0. 0x3033046C
- #define IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI 0x30330208, 0x0, 0x000000000, 0x0, 0x30330470
- #define IOMUXC ECSPI2 MOSI UART4 TX 0x30330208, 0x1, 0x00000000, 0X0, 0x30330470
- #define IOMUXC_ECSPI2_MOSI_UART4_RX 0x30330208, 0x1, 0x3033050C, 0x1, 0x30330470
- #define IOMUXC_ECSPI2_MOSI_GPIO5_IO11 0x30330208, 0x5, 0x000000000, 0x0,
- #define IOMUXC ECSPI2 MISO ECSPI2 MISO 0x3033020C, 0x0, 0x000000000. 0x0. 0x30330474
- #define IOMUXC_ECSPI2_MISO_UART4_CTS_B 0x3033020C, 0x1, 0x000000000, 0X0,0x30330474
- #define IOMUXC_ECSPI2_MISO_UART4_RTS_B 0x3033020C, 0x1, 0x30330508, 0x0, 0x30330474
- #define IOMUXC ECSPI2 MISO GPIO5 IO12 0x3033020C, 0x5, 0x00000000. 0x0. 0x30330474
- #define IOMUXC ECSPI2 SS0 ECSPI2 SS0 0x30330210, 0x0, 0x000000000, 0x0, 0x30330478
- #define IOMUXC ECSPI2 SS0 UART4 RTS B 0x30330210, 0x1. 0x30330508. 0x30330478
- #define IOMUXC ECSPI2 SS0 UART4 CTS B 0x30330210, 0x1, 0x000000000, 0X0.0x30330478
- #define IOMUXC_ECSPI2_SS0_GPIO5_IO13 0x30330210, 0x5, 0x000000000, 0x0, 0x30330478
- #define IOMUXC I2C1 SCL I2C1 SCL 0x30330214, 0x0, 0x00000000, 0x0, 0x3033047C
- #define IOMUXC_I2C1_SCL_ENET1_MDC 0x30330214, 0x1, 0x00000000, 0x0, 0x3033047C
- #define IOMUXC_I2C1_SCL_GPIO5_IO14 0x30330214, 0x5, 0x00000000, 0x0, 0x3033047C
- #define IOMUXC_I2C1_SDA_I2C1_SDA 0x30330218, 0x0, 0x000000000, 0x0, 0x30330480
 #define IOMUXC_I2C1_SDA_ENET1_MDIO 0x30330218, 0x1, 0x303304C0, 0x2, 0x30330480
- #define IOMUXC_I2C1_SDA_GPIO5_IO15 0x30330218, 0x5, 0x000000000, 0x0, 0x30330480
- #define IOMUXC 12C2 SCL 12C2 SCL 0x3033021C, 0x0, 0x000000000, 0x0, 0x30330484
- #define IOMUXC I2C2 SCL ENET1 1588 EVENT1 IN 0x3033021C, 0x1, 0x00000000, 0x0, 0x30330484
- #define IOMUXC 12C2 SCL USDHC3 CD B 0x3033021C, 0x2, 0x30330544, 0x1, 0x30330484

- #define IOMUXC_I2C2_SCL_GPIO5_IO16 0x3033021C, 0x5, 0x000000000, 0x0, 0x30330484
 #define IOMUXC_I2C2_SDA_I2C2_SDA 0x30330220, 0x0, 0x000000000, 0x0, 0x30330488
- #define IOMUXC I2C2 SDA ENET1 1588 EVENT1 OUT 0x30330220, 0x1, 0x000000000, 0x0, 0x30330488
- #define IOMUXC_I2C2_SDA_USDHC3_WP 0x30330220, 0x2, 0x30330548, 0x1, 0x30330488
- #define IOMUXC_I2C2_SDA_GPIO5_IO17 0x30330220, 0x5, 0x00000000, 0x0, 0x30330488
- #define IOMUXC 12C3 SCL 12C3 SCL 0x30330224, 0x0, 0x00000000, 0x0, 0x3033048C
- #define IOMUXC I2C3 SCL PWM4 OUT 0x30330224, 0x1, 0x00000000, 0x0, 0x3033048C
- #define IOMUXC I2C3 SCL GPT2 CLK 0x30330224, 0x2, 0x00000000, 0x0, 0x3033048C
- #define IOMUXC_I2C3_SCL_GPIO5_IO18 0x30330224, 0x5, 0x000000000, 0x0, 0x3033048C
 #define IOMUXC_I2C3_SDA_I2C3_SDA 0x30330228, 0x0, 0x000000000, 0x0, 0x30330490
- #define IOMUXC_I2C3_SDA_PWM3_OUT 0x30330228, 0x1, 0x00000000, 0x0, 0x30330490
- #define **IOMUXC 12C3 SDA GPT3 CLK** 0x30330228, 0x2, 0x00000000, 0x0, 0x30330490
- #define IOMUXC_I2C3_SDA_GPIO5_IO19 0x30330228, 0x5, 0x00000000, 0x0, 0x30330490
- #define IOMUXC_I2C4_SCL_I2C4_SCL 0x3033022C, 0x0, 0x00000000, 0x0, 0x30330494 • #define IOMUXC_I2C4_SCL_PWM2_OUT 0x3033022C, 0x1, 0x00000000, 0x0, 0x30330494
- #define IOMUXC_I2C4_SCL_PCIE1_CLKREQ_B 0x3033022C, 0x2, 0x30330524, 0x0, 0x30330494
- #define IOMUXC_I2C4_SCL_GPIO5_IO20 0x3033022C, 0x5, 0x000000000, 0x0, 0x30330494
- #define IOMUXC_I2C4_SDA_I2C4_SDA 0x30330230, 0x0, 0x000000000, 0x0, 0x30330498
- #define IOMUXC_I2C4_SDA_PWM1_OUT 0x30330230, 0x1, 0x00000000, 0x0, 0x30330498
- #define IOMUXC 12C4 SDA GPIO5 1O21 0x30330230, 0x5, 0x000000000, 0x0, 0x30330498
- #define IOMUXC UART1 RXD UART1 RX 0x30330234, 0x0, 0x303304F4, 0x0, 0x3033049-
- #define IOMUXC_UART1_RXD_UART1_TX 0x30330234, 0x0, 0x000000000, 0X0, 0x3033049-
- #define IOMUXC UART1 RXD ECSPI3 SCLK 0x30330234, 0x1, 0x00000000, 0x0, 0x3033049C
- #define IOMUXC UART1 RXD GPIO5 IO22 0x30330234, 0x5, 0x000000000, 0x0, 0x3033049-
- #define IOMUXC UART1 TXD UART1 TX 0x30330238, 0x0, 0x00000000, 0X0, 0x303304-
- #define IOMUXC_UART1_TXD_UART1_RX 0x30330238, 0x0, 0x303304F4, 0x1, 0x303304-
- #define IOMUXC UART1 TXD ECSPI3 MOSI 0x30330238, 0x1, 0x00000000, 0x0, 0x303304A0
- #define IOMUXC_UART1_TXD_GPIO5_IO23 0x30330238, 0x5, 0x000000000, 0x0, 0x303304-
- #define IOMUXC_UART2_RXD_UART2_RX 0x3033023C, 0x0, 0x303304FC, 0x0, 0x303304-
- #define IOMUXC UART2 RXD UART2 TX 0x3033023C, 0x0, 0x000000000, 0X0, 0x303304-
- #define IOMUXC UART2 RXD ECSPI3 MISO 0x3033023C, 0x1, 0x000000000, 0x0, 0x303304A4
- #define IOMUXC UART2 RXD GPIO5 IO24 0x3033023C, 0x5, 0x000000000, 0x0, 0x303304-
- #define IOMUXC_UART2_TXD_UART2_TX 0x30330240, 0x0, 0x000000000, 0X0, 0x303304-
- #define IOMUXC UART2 TXD UART2 RX 0x30330240, 0x0, 0x303304FC, 0x1, 0x303304-
- #define IOMUXC_UART2_TXD_ECSPI3_SS0 0x30330240, 0x1, 0x00000000, 0x0, 0x303304-**A8**

- #define IOMUXC_UART2_TXD_GPIO5_IO25 0x30330240, 0x5, 0x000000000, 0x0, 0x303304-A8
- #define IOMUXC_UART3_RXD_UART3_RX 0x30330244, 0x0, 0x30330504, 0x2, 0x303304-AC
- #define IOMUXC_UART3_RXD_UART3_TX 0x30330244, 0x0, 0x000000000, 0X0, 0x303304-AC
- #define IOMUXC_UART3_RXD_UART1_CTS_B 0x30330244, 0x1, 0x00000000, 0X0, 0x303304AC
- #define **IOMUXC_UART3_RXD_UART1_RTS_B** 0x30330244, 0x1, 0x303304F0, 0x0, 0x303304AC
- #define IOMUXC_UART3_RXD_USDHC3_RESET_B 0x30330244, 0x2, 0x000000000, 0x0, 0x303304AC
- #define IOMUXC_UART3_RXD_GPIO5_IO26 0x30330244, 0x5, 0x000000000, 0x0, 0x303304-AC
- #define IOMUXC_UART3_TXD_UART3_TX 0x30330248, 0x0, 0x00000000, 0X0, 0x303304-B0
- #define IOMUXC_UART3_TXD_UART3_RX 0x30330248, 0x0, 0x30330504, 0x3, 0x303304-B0
- #define IOMUXC_UART3_TXD_UART1_RTS_B 0x30330248, 0x1, 0x303304F0, 0x1, 0x303304B0
- #define IOMUXC_UART3_TXD_UART1_CTS_B 0x30330248, 0x1, 0x00000000, 0X0, 0x303304B0
- #define IOMUXC_UART3_TXD_USDHC3_VSELECT 0x30330248, 0x2, 0x00000000, 0x0, 0x303304B0
- #define IOMUXC_UART3_TXD_GPIO5_IO27 0x30330248, 0x5, 0x00000000, 0x0, 0x303304-B0
- #define IOMUXC_UART4_RXD_UART4_RX 0x3033024C, 0x0, 0x3033050C, 0x2, 0x303304-B4
- #define IOMUXC_UART4_RXD_UART4_TX 0x3033024C, 0x0, 0x00000000, 0X0, 0x303304-B4
- #define IOMUXC_UART4_RXD_UART2_CTS_B 0x3033024C, 0x1, 0x00000000, 0X0, 0x303304B4
- #define IOMUXC_UART4_RXD_UART2_RTS_B 0x3033024C, 0x1, 0x303304F8, 0x0, 0x303304B4
- #define IOMUXC_UART4_RXD_PCIE1_CLKREQ_B 0x3033024C, 0x2, 0x30330524, 0x1, 0x303304B4
- #define IOMUXC_UART4_RXD_GPIO5_IO28 0x3033024C, 0x5, 0x000000000, 0x0, 0x303304-B4
- #define IOMUXC_UART4_TXD_UART4_TX 0x30330250, 0x0, 0x000000000, 0X0, 0x303304-B8
- #define IOMUXC_UART4_TXD_UART4_RX 0x30330250, 0x0, 0x3033050C, 0x3, 0x303304-B8
- #define IOMUXC_UART4_TXD_UART2_RTS_B 0x30330250, 0x1, 0x303304F8, 0x1, 0x303304B8
- #define IOMUXC_UART4_TXD_UART2_CTS_B 0x30330250, 0x1, 0x00000000, 0X0, 0x303304B8
- #define IOMUXC_UART4_TXD_GPIO5_IO29 0x30330250, 0x5, 0x000000000, 0x0, 0x303304-
- #define IOMUXC TEST MODE 0x00000000, 0x0, 0x00000000, 0x0, 0x30330254
- #define **IOMUXC** BOOT MODEO 0x00000000, 0x0, 0x00000000, 0x0, 0x30330258

- #define **IOMUXC_JTAG_TRST_B** 0x00000000, 0x0, 0x00000000, 0x0, 0x30330264
- #define IOMUXC JTAG TMS 0x00000000, 0x0, 0x00000000, 0x0, 0x3033026C
- #define IOMUXC_JTAG_TCK 0x00000000, 0x0, 0x000000000, 0x0, 0x30330270
 #define IOMUXC_JTAG_TDO 0x00000000, 0x0, 0x000000000, 0x0, 0x30330274
 #define IOMUXC_RTC 0x00000000, 0x0, 0x000000000, 0x0, 0x30330278

Configuration

- static void IOMUXC SetPinMux (uintptr t muxRegister, uint32 t muxMode, uintptr t input-Register, uint32_t inputDaisy, uintptr_t configRegister, uint32_t inputOnfield) Sets the IOMUXC pin mux mode.
- static void IOMUXC_SetPinConfig (uintptr_t muxRegister, uint32_t muxMode, uintptr_t input-Register, uint32 t inputDaisy, uintptr t configRegister, uint32 t configValue) Sets the IOMUXC pin configuration.
- 5.2 **Macro Definition Documentation**
- #define FSL IOMUXC DRIVER VERSION (MAKE VERSION(2, 0, 2))
- 5.3 **Function Documentation**
- 5.3.1 static void IOMUXC SetPinMux (uintptr t muxRegister, uint32 t muxMode, uintptr t inputRegister, uint32 t inputDaisy, uintptr t configRegister, uint32 t inputOnfield) [inline], [static]

Note

The first five parameters can be filled with the pin function ID macros.

This is an example to set the I2C4 SDA as the pwm1 OUT:

```
* IOMUXC_SetPinMux(IOMUXC_I2C4_SDA_PWM1_OUT, 0);
```

Parameters

muxRegister	The pin mux register_	
muxMode	The pin mux mode_	

Function Documentation

inputRegister	The select input register_		
inputDaisy	The input daisy_		
configRegister	The config register_		
inputOnfield	The pad->module input inversion_		

5.3.2 static void IOMUXC_SetPinConfig (uintptr_t muxRegister, uint32_t muxMode, uintptr t inputRegister, uint32 t inputDaisy, uintptr t configRegister, uint32 t configValue) [inline], [static]

Note

The previous five parameters can be filled with the pin function ID macros.

This is an example to set pin configuration for IOMUXC_I2C4_SDA_PWM1_OUT:

```
* IOMUXC_SetPinConfig(IOMUXC_I2C4_SDA_PWM1_OUT, IOMUXC_SW_PAD_CTL_PAD_ODE_MASK |
     IOMUXCO_SW_PAD_CTL_PAD_DSE(2U))
```

Parameters

muxRegister	The pin mux register_		
muxMode	The pin mux mode_		
inputRegister	The select input register_		
inputDaisy	The input daisy_		
configRegister	The config register_		
configValue	The pin config value_		

Chapter 6 Common Driver

6.1 Overview

The MCUXpresso SDK provides a driver for the common module of MCUXpresso SDK devices.

Macros

#define FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ 1

Macro to use the default weak IRQ handler in drivers.

• #define MAKE_STATUS(group, code) ((((group)*100L) + (code)))

Construct a status code value from a group and code number.

- #define MAKE VERSION(major, minor, bugfix) (((major)*6536L) + ((minor)*256L) + (bugfix)) Construct the version number for drivers.
- #define DEBUG CONSOLE DEVICE TYPE NONE 0U

No debug console.

#define DEBUG_CONSOLE_DEVICE_TYPE_UART 1U

Debug console based on UART.

#define DEBUG CONSOLE DEVICE TYPE LPUART 2U

Debug console based on LPUART.

#define DEBUG_CONSOLE_DEVICE_TYPE_LPSCI 3U

Debug console based on LPSCI.

#define DEBUG_CONSOLE_DEVICE_TYPE_USBCDC 4U

Debug console based on USBCDC.

#define DEBUG CONSOLE DEVICE TYPE FLEXCOMM 5U

Debug console based on FLEXCOMM.

#define DEBUG_CONSOLE_DEVICE_TYPE_IUART 6U

Debug console based on i.MX UART.

#define DEBUG_CONSOLE_DEVICE_TYPE_VUSART 7U

Debug console based on LPC VUSART.

#define DEBUG_CONSOLE_DEVICE_TYPE_MINI_USART 8U

Debug console based on LPC_USART.

#define DEBUG_CONSOLE_DEVICE_TYPE_SWO 9U

Debug console based on SWO.

#define DEBUG CONSOLE DEVICE TYPE QSCI 10U

Debug console based on QSCI.

• #define ARRAY SIZE(x) (sizeof(x) / sizeof((x)[0]))

Computes the number of elements in an array.

Typedefs

• typedef int32_t status_t

Type used for all status and error return values.

Enumerations

```
• enum status groups {
 kStatusGroup_Generic = 0,
 kStatusGroup_FLASH = 1,
 kStatusGroup\_LPSPI = 4,
 kStatusGroup_FLEXIO_SPI = 5,
 kStatusGroup_DSPI = 6,
 kStatusGroup_FLEXIO_UART = 7,
 kStatusGroup_FLEXIO_I2C = 8,
 kStatusGroup\_LPI2C = 9,
 kStatusGroup UART = 10,
 kStatusGroup_I2C = 11,
 kStatusGroup LPSCI = 12,
 kStatusGroup_LPUART = 13,
 kStatusGroup\_SPI = 14,
 kStatusGroup_XRDC = 15,
 kStatusGroup\_SEMA42 = 16,
 kStatusGroup_SDHC = 17,
 kStatusGroup_SDMMC = 18,
 kStatusGroup\_SAI = 19,
 kStatusGroup\ MCG = 20,
 kStatusGroup_SCG = 21,
 kStatusGroup_SDSPI = 22,
 kStatusGroup_FLEXIO_I2S = 23,
 kStatusGroup_FLEXIO_MCULCD = 24,
 kStatusGroup_FLASHIAP = 25,
 kStatusGroup_FLEXCOMM_I2C = 26,
 kStatusGroup_I2S = 27,
 kStatusGroup IUART = 28,
 kStatusGroup_CSI = 29,
 kStatusGroup_MIPI_DSI = 30,
 kStatusGroup SDRAMC = 35,
 kStatusGroup_POWER = 39,
 kStatusGroup_ENET = 40,
 kStatusGroup_PHY = 41,
 kStatusGroup_TRGMUX = 42,
 kStatusGroup_SMARTCARD = 43,
 kStatusGroup_LMEM = 44,
 kStatusGroup_QSPI = 45,
 kStatusGroup DMA = 50,
 kStatusGroup\_EDMA = 51,
 kStatusGroup_DMAMGR = 52,
 kStatusGroup_FLEXCAN = 53,
 kStatusGroup\_LTC = 54,
 kStatusGroup_FLEXIO_CAMERA = 55,
 kStatusGroup_LPC_SPI = 56,
```

NXP Semigondustors PC_USMCUX presso SDK API Reference Manual

76

```
kStatusGroup_NETC = 166 }
    Status group numbers.
• enum {
 kStatus Success = MAKE STATUS(kStatusGroup Generic, 0),
 kStatus_Fail = MAKE_STATUS(kStatusGroup_Generic, 1),
 kStatus ReadOnly = MAKE STATUS(kStatusGroup Generic, 2),
 kStatus_OutOfRange = MAKE_STATUS(kStatusGroup_Generic, 3),
 kStatus_InvalidArgument = MAKE_STATUS(kStatusGroup_Generic, 4),
 kStatus Timeout = MAKE STATUS(kStatusGroup Generic, 5),
 kStatus NoTransferInProgress,
 kStatus_Busy = MAKE_STATUS(kStatusGroup_Generic, 7),
 kStatus NoData }
    Generic status return codes.
```

Functions

- void * SDK_Malloc (size_t size, size_t alignbytes) Allocate memory with given alignment and aligned size.
- void SDK Free (void *ptr)

Free memory.

- void SDK DelayAtLeastUs (uint32 t delayTime us, uint32 t coreClock Hz) Delay at least for some time.
- static status_t EnableIRQ (IRQn_Type interrupt)

Enable specific interrupt.

• static status t DisableIRO (IROn Type interrupt)

Disable specific interrupt.

- static status_t EnableIRQWithPriority (IRQn_Type interrupt, uint8_t priNum) Enable the IRQ, and also set the interrupt priority.
- static status_t IRQ_SetPriority (IRQn_Type interrupt, uint8_t priNum) Set the IRO priority.
- static status_t IRQ_ClearPendingIRQ (IRQn_Type interrupt)

Clear the pending IRQ flag.

• static uint32 t DisableGlobalIRO (void)

Disable the global IRQ.

• static void EnableGlobalIRQ (uint32_t primask)

Enable the global IRQ.

Driver version

 #define FSL_COMMON_DRIVER_VERSION (MAKE_VERSION(2, 4, 0)) common driver version.

Min/max macros

- #define MIN(a, b) (((a) < (b)) ? (a) : (b))
- #define MAX(a, b) (((a) > (b)) ? (a) : (b))

UINT16 MAX/UINT32 MAX value

• #define **UINT16 MAX** ((uint16 t)-1)

• #define **UINT32 MAX** ((uint32 t)-1)

Suppress fallthrough warning macro

• #define SUPPRESS FALL THROUGH WARNING()

Atomic modification

These macros are used for atomic access, such as read-modify-write to the peripheral registers.

- SDK_ATOMIC_LOCAL_ADD
- SDK ATOMIC LOCAL SET
- SDK_ATOMIC_LOCAL_CLEAR
- SDK ATOMIC LOCAL TOGGLE
- SDK_ATOMIC_LOCAL_CLEAR_AND_SET

Take SDK_ATOMIC_LOCAL_CLEAR_AND_SET as an example: the parameter addr means the address of the peripheral register or variable you want to modify atomically, the parameter clearBits is the bits to clear, the parameter setBits it the bits to set. For example, to set a 32-bit register bit1:bit0 to 0b10, use like this:

```
volatile uint32_t * reg = (volatile uint32_t *)REG_ADDR;
SDK_ATOMIC_LOCAL_CLEAR_AND_SET(reg, 0x03, 0x02);
```

In this example, the register bit1:bit0 are cleared and bit1 is set, as a result, register bit1:bit0 = 0b10.

Note

For the platforms don't support exclusive load and store, these macros disable the global interrupt to pretect the modification.

These macros only guarantee the local processor atomic operations. For the multi-processor devices, use hardware semaphore such as SEMA42 to guarantee exclusive access if necessary.

- #define SDK_ATOMIC_LOCAL_ADD(addr, val)
 #define SDK_ATOMIC_LOCAL_SUB(addr, val)
- #define SDK_ATOMIC_LOCAL_SET(addr, bits)
- #define SDK ATOMIC LOCAL CLEAR(addr, bits)
- #define SDK ATOMIC LOCAL TOGGLE(addr, bits)
- #define **SDK_ATOMIC_LOCAL_CLEAR_AND_SET**(addr, clearBits, setBits)

Timer utilities

- #define USEC_TO_COUNT(us, clockFreqInHz) (uint64_t)(((uint64_t)(us) * (clockFreqInHz)) / 1000000U)
 - Macro to convert a microsecond period to raw count value.
- #define COUNT_TO_USEC(count, clockFreqInHz) (uint64_t)((uint64_t)(count)*1000000U / (clockFreqInHz))

Macro to convert a raw count value to microsecond.

• #define MSEC TO COUNT(ms, clockFreqInHz) (uint64 t)((uint64 t)(ms) * (clockFreqInHz) /

Macro to convert a millisecond period to raw count value.

• #define COUNT_TO_MSEC(count, clockFreqInHz) (uint64_t)((uint64_t)(count)*1000U / (clock-FreqInHz))

Macro to convert a raw count value to millisecond.

Alignment variable definition macros

• #define SDK_SIZEALIGN(var, alignbytes) ((unsigned int)((var) + ((alignbytes)-1U)) & (unsigned $int)(\sim (unsigned\ int)((align bytes)-1U)))$

Macro to define a variable with L1 d-cache line size alignment.

Non-cacheable region definition macros

- #define AT NONCACHEABLE SECTION(var) var
- #define AT_NONCACHEABLE_SECTION_ALIGN(var, alignbytes) SDK ALIGN(var, alignbytes)
- #define AT_NONCACHEABLE_SECTION_INIT(var) var
- #define AT_NONCACHEABLE_SECTION_ALIGN_INIT(var, alignbytes) SDK_ALIGN(var, alignbytes)
- 6.2 **Macro Definition Documentation**
- 6.2.1 #define FSL DRIVER TRANSFER DOUBLE WEAK IRQ 1
- 6.2.2 #define MAKE STATUS(group, code) ((((group)*100L) + (code)))
- 6.2.3 #define MAKE VERSION(major, minor, bugfix) (((major)*65536L) + ((minor)*256L) + (bugfix))

The driver version is a 32-bit number, for both 32-bit platforms(such as Cortex M) and 16-bit platforms(such as DSC).

```
|| Major Version || Minor Version || Bug Fix
| Unused
                                                          31
         25 24
                         17 16
                                                          0
```

- #define FSL COMMON DRIVER VERSION (MAKE VERSION(2, 4, 0)) 6.2.4
- 6.2.5 #define DEBUG CONSOLE DEVICE TYPE NONE 0U
- 6.2.6 #define DEBUG CONSOLE DEVICE TYPE UART 1U
- 6.2.7 #define DEBUG CONSOLE DEVICE TYPE LPUART 2U
- 6.2.8 #define DEBUG CONSOLE DEVICE TYPE LPSCI 3U
- 6.2.9 #define DEBUG CONSOLE DEVICE TYPE USBCDC 4U
- #define DEBUG CONSOLE DEVICE TYPE FLEXCOMM 5U 6.2.10
- 6.2.11 #define DEBUG CONSOLE DEVICE TYPE IUART 6U
- 6.2.12 #define DEBUG CONSOLE DEVICE TYPE VUSART 7U
- 6.2.13 #define DEBUG CONSOLE DEVICE TYPE MINI USART 8U
- 6.2.14 #define DEBUG CONSOLE DEVICE TYPE SWO 9U
- 6.2.15 #define DEBUG CONSOLE DEVICE TYPE QSCI 10U
- #define ARRAY SIZE(x) (sizeof(x) / sizeof((x)[0])) 6.2.16
- 6.2.17 #define SDK SIZEALIGN(var, alignbytes) ((unsigned int)((var) + ((alignbytes)-1U)) & (unsigned int)(\sim (unsigned int)((alignbytes)-1U)))

Macro to define a variable with L2 cache line size alignment Macro to change a value to a given size aligned value

- **Typedef Documentation** 6.3
- 6.3.1 typedef int32 t status_t

Enumeration Type Documentation 6.4

6.4.1 enum status groups

Enumerator

kStatusGroup Generic Group number for generic status codes.

kStatusGroup_FLASH Group number for FLASH status codes.

kStatusGroup_LPSPI Group number for LPSPI status codes.

kStatusGroup_FLEXIO_SPI Group number for FLEXIO SPI status codes.

kStatusGroup_DSPI Group number for DSPI status codes.

kStatusGroup FLEXIO UART Group number for FLEXIO UART status codes.

kStatusGroup FLEXIO I2C Group number for FLEXIO I2C status codes.

kStatusGroup_LPI2C Group number for LPI2C status codes.

kStatusGroup UART Group number for UART status codes.

kStatusGroup_I2C Group number for UART status codes.

kStatusGroup_LPSCI Group number for LPSCI status codes.

kStatusGroup_LPUART Group number for LPUART status codes.

kStatusGroup_SPI Group number for SPI status code.

kStatusGroup XRDC Group number for XRDC status code.

kStatusGroup SEMA42 Group number for SEMA42 status code.

kStatusGroup_SDHC Group number for SDHC status code.

kStatusGroup SDMMC Group number for SDMMC status code.

kStatusGroup SAI Group number for SAI status code.

kStatusGroup_MCG Group number for MCG status codes.

kStatusGroup_SCG Group number for SCG status codes.

kStatusGroup_SDSPI Group number for SDSPI status codes.

kStatusGroup_FLEXIO_I2S Group number for FLEXIO I2S status codes.

kStatusGroup_FLEXIO_MCULCD Group number for FLEXIO LCD status codes.

kStatusGroup_FLASHIAP Group number for FLASHIAP status codes.

kStatusGroup FLEXCOMM 12C Group number for FLEXCOMM 12C status codes.

kStatusGroup_I2S Group number for I2S status codes.

kStatusGroup_IUART Group number for IUART status codes.

kStatusGroup CSI Group number for CSI status codes.

kStatusGroup_MIPI_DSI Group number for MIPI DSI status codes.

kStatusGroup_SDRAMC Group number for SDRAMC status codes.

kStatusGroup_POWER Group number for POWER status codes.

kStatusGroup ENET Group number for ENET status codes.

kStatusGroup PHY Group number for PHY status codes.

kStatusGroup_TRGMUX Group number for TRGMUX status codes.

kStatusGroup_SMARTCARD Group number for SMARTCARD status codes.

kStatusGroup LMEM Group number for LMEM status codes.

kStatusGroup_QSPI Group number for QSPI status codes.

kStatusGroup_DMA Group number for DMA status codes.

kStatusGroup_EDMA Group number for EDMA status codes.

kStatusGroup DMAMGR Group number for DMAMGR status codes.

kStatusGroup FLEXCAN Group number for FlexCAN status codes.

kStatusGroup_LTC Group number for LTC status codes.

kStatusGroup FLEXIO CAMERA Group number for FLEXIO CAMERA status codes.

kStatusGroup_LPC_SPI Group number for LPC_SPI status codes.

kStatusGroup LPC USART Group number for LPC USART status codes.

kStatusGroup DMIC Group number for DMIC status codes.

kStatusGroup_SDIF Group number for SDIF status codes.

kStatusGroup_SPIFI Group number for SPIFI status codes.

kStatusGroup OTP Group number for OTP status codes.

kStatusGroup_MCAN Group number for MCAN status codes.

kStatusGroup CAAM Group number for CAAM status codes.

kStatusGroup ECSPI Group number for ECSPI status codes.

kStatusGroup_USDHC Group number for USDHC status codes.

kStatusGroup LPC I2C Group number for LPC I2C status codes.

kStatusGroup_DCP Group number for DCP status codes.

kStatusGroup MSCAN Group number for MSCAN status codes.

kStatusGroup ESAI Group number for ESAI status codes.

kStatusGroup_FLEXSPI Group number for FLEXSPI status codes.

kStatusGroup_MMDC Group number for MMDC status codes.

kStatusGroup PDM Group number for MIC status codes.

kStatusGroup_SDMA Group number for SDMA status codes.

kStatusGroup ICS Group number for ICS status codes.

kStatusGroup_SPDIF Group number for SPDIF status codes.

kStatusGroup LPC MINISPI Group number for LPC MINISPI status codes.

kStatusGroup HASHCRYPT Group number for Hashcrypt status codes.

kStatusGroup_LPC_SPI_SSP Group number for LPC_SPI_SSP status codes.

kStatusGroup_I3C Group number for I3C status codes.

kStatusGroup LPC 12C 1 Group number for LPC 12C 1 status codes.

kStatusGroup_NOTIFIER Group number for NOTIFIER status codes.

kStatusGroup_DebugConsole Group number for debug console status codes.

kStatusGroup_SEMC Group number for SEMC status codes.

kStatusGroup ApplicationRangeStart Starting number for application groups.

kStatusGroup IAP Group number for IAP status codes.

kStatusGroup_SFA Group number for SFA status codes.

kStatusGroup SPC Group number for SPC status codes.

kStatusGroup PUF Group number for PUF status codes.

kStatusGroup_TOUCH_PANEL Group number for touch panel status codes.

kStatusGroup_VBAT Group number for VBAT status codes.

kStatusGroup_HAL_GPIO Group number for HAL GPIO status codes.

kStatusGroup_HAL_UART Group number for HAL UART status codes.

kStatusGroup HAL TIMER Group number for HAL TIMER status codes.

kStatusGroup_HAL_SPI Group number for HAL SPI status codes.

kStatusGroup HAL 12C Group number for HAL 12C status codes.

kStatusGroup HAL FLASH Group number for HAL FLASH status codes.

kStatusGroup_HAL_PWM Group number for HAL PWM status codes.

kStatusGroup HAL RNG Group number for HAL RNG status codes.

kStatusGroup_HAL_I2S Group number for HAL I2S status codes.

kStatusGroup HAL ADC SENSOR Group number for HAL ADC SENSOR status codes.

kStatusGroup_TIMERMANAGER Group number for TiMER MANAGER status codes.

kStatusGroup SERIALMANAGER Group number for SERIAL MANAGER status codes.

kStatusGroup LED Group number for LED status codes.

kStatusGroup_BUTTON Group number for BUTTON status codes.

kStatusGroup_EXTERN_EEPROM Group number for EXTERN EEPROM status codes.

kStatusGroup SHELL Group number for SHELL status codes.

kStatusGroup_MEM_MANAGER Group number for MEM MANAGER status codes.

kStatusGroup_LIST Group number for List status codes.

kStatusGroup OSA Group number for OSA status codes.

kStatusGroup_COMMON_TASK Group number for Common task status codes.

kStatusGroup MSG Group number for messaging status codes.

kStatusGroup_SDK_OCOTP Group number for OCOTP status codes.

kStatusGroup SDK FLEXSPINOR Group number for FLEXSPINOR status codes.

kStatusGroup CODEC Group number for codec status codes.

kStatusGroup_ASRC Group number for codec status ASRC.

kStatusGroup_OTFAD Group number for codec status codes.

kStatusGroup SDIOSLV Group number for SDIOSLV status codes.

kStatusGroup_MECC Group number for MECC status codes.

kStatusGroup_ENET_QOS Group number for ENET_QOS status codes.

kStatusGroup_LOG Group number for LOG status codes.

kStatusGroup I3CBUS Group number for I3CBUS status codes.

kStatusGroup QSCI Group number for QSCI status codes.

kStatusGroup_SNT Group number for SNT status codes.

kStatusGroup_QUEUEDSPI Group number for QSPI status codes.

kStatusGroup POWER MANAGER Group number for POWER MANAGER status codes.

kStatusGroup_IPED Group number for IPED status codes.

kStatusGroup_ELS_PKC Group number for ELS PKC status codes.

kStatusGroup_CSS_PKC Group number for CSS PKC status codes.

kStatusGroup_HOSTIF Group number for HOSTIF status codes.

kStatusGroup CLIF Group number for CLIF status codes.

kStatusGroup_BMA Group number for BMA status codes.

kStatusGroup_NETC Group number for NETC status codes.

6.4.2 anonymous enum

Enumerator

kStatus Success Generic status for Success.

kStatus Fail Generic status for Fail.

kStatus_ReadOnly Generic status for read only failure.

kStatus OutOfRange Generic status for out of range access.

Function Documentation

kStatus_InvalidArgument Generic status for invalid argument check.

kStatus_Timeout Generic status for timeout.

kStatus_NoTransferInProgress Generic status for no transfer in progress.

kStatus_Busy Generic status for module is busy.

kStatus_NoData Generic status for no data is found for the operation.

6.5 Function Documentation

6.5.1 void* SDK_Malloc (size_t size, size_t alignbytes)

This is provided to support the dynamically allocated memory used in cache-able region.

Parameters

size	The length required to malloc.	
alignbytes	The alignment size.	

Return values

The	allocated memory.

6.5.2 void SDK Free (void * ptr)

Parameters

	m
ptr	The memory to be release.
Ι.	· · · · · · · · · · · · · · · · · · ·

6.5.3 void SDK_DelayAtLeastUs (uint32_t *delayTime_us,* uint32_t *coreClock_Hz*)

Please note that, this API uses while loop for delay, different run-time environments make the time not precise, if precise delay count was needed, please implement a new delay function with hardware timer.

Parameters

delayTime_us	Delay time in unit of microsecond.
coreClock_Hz Core clock frequency with Hz.	

6.5.4 static status_t EnableIRQ (IRQn_Type interrupt) [inline], [static]

Enable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they

are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only enables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL FEATURE NUMBER OF LEVEL1 INT VECTORS.

Parameters

interrupt	The IRQ number.

Return values

kStatus_Success	Interrupt enabled successfully
kStatus_Fail	Failed to enable the interrupt

6.5.5 static status_t DisableIRQ (IRQn Type interrupt) [inline], [static]

Disable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only disables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL FEATURE NUMBER OF LEVEL1 INT VECTORS.

Parameters

interrupt	The IRQ number.
-----------	-----------------

Return values

kStatus_Success	Interrupt disabled successfully
kStatus_Fail	Failed to disable the interrupt

6.5.6 static status_t EnableIRQWithPriority (IRQn_Type interrupt, uint8_t priNum) [inline], [static]

Only handle LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only handles the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL_FEATURE_NUMBER_OF_LEVEL1_INT_VECTORS.

interrupt	The IRQ to Enable.
priNum	Priority number set to interrupt controller register.

Return values

kStatus_Success	Interrupt priority set successfully
kStatus_Fail	Failed to set the interrupt priority.

6.5.7 static status_t IRQ SetPriority (IRQn Type interrupt, uint8 t priNum) [inline], [static]

Only handle LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only handles the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL_FEATURE_NUMBER_OF_LEVEL1_INT_VECTORS.

Parameters

interrupt	The IRQ to set.
priNum	Priority number set to interrupt controller register.

Return values

kStatus_Success	Interrupt priority set successfully
kStatus_Fail	Failed to set the interrupt priority.

6.5.8 static status t IRQ ClearPendingIRQ (IRQn Type interrupt) [inline], [static]

Only handle LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only handles the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL_FEATURE_NUMBER_OF_LEVEL1_INT_VECTORS.

interrupt	The flag which IRQ to clear.
-----------	------------------------------

Return values

kStatus_Success	Interrupt priority set successfully
kStatus_Fail	Failed to set the interrupt priority.

static uint32_t DisableGloballRQ(void) [inline], [static] 6.5.9

Disable the global interrupt and return the current primask register. User is required to provided the primask register for the EnableGlobalIRQ().

Returns

Current primask value.

6.5.10 static void EnableGloballRQ (uint32 t primask) [inline], [static]

Set the primask register with the provided primask value but not just enable the primask. The idea is for the convenience of integration of RTOS. some RTOS get its own management mechanism of primask. User is required to use the EnableGlobalIRQ() and DisableGlobalIRQ() in pair.

primask	value of primask register to be restored. The primask value is supposed to be provided
	by the DisableGlobalIRQ().

Chapter 7

ECSPI: Enhanced Configurable Serial Peripheral Interface **Driver**

Overview 7.1

Modules

- ECSPI CMSIS Driver
- ECSPI Driver
- ECSPI FreeRTOS Driver
- ECSPI SDMA Driver

7.2 **ECSPI Driver**

7.2.1 Overview

ECSPI driver includes functional APIs and transactional APIs.

Functional APIs are feature/property target low level APIs. Functional APIs can be used for ECSPI initialization/configuration/operation for optimization/customization purpose. Using the functional API requires the knowledge of the SPI peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. ECSPI functional operation groups provide the functional API set.

Transactional APIs are transaction target high level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional A-PI implementation and write a custom code. All transactional APIs use the spi_handle_t as the first parameter. Initialize the handle by calling the SPI MasterTransferCreateHandle() or SPI SlaveTransfer-CreateHandle() API.

Transactional APIs support asynchronous transfer. This means that the functions SPI MasterTransferNon-Blocking() and SPI SlaveTransferNonBlocking() set up the interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the kStatus_SPI_Idle status.

7.2.2 Typical use case

7.2.2.1 SPI master transfer using polling method

Refer to the driver examples codes located at <SDK ROOT>/boards/<BOARD>/driver examples/ecspi

7.2.2.2 SPI master transfer using an interrupt method

Refer to the driver examples codes located at <SDK ROOT>/boards/<BOARD>/driver examples/ecspi

Data Structures

- struct ecspi_channel_config_t
 - ECSPI user channel configure structure. More...
- struct ecspi_master_config_t
 - ECSPI master configure structure. More...
- struct ecspi_slave_config_t
 - ECSPI slave configure structure. More...
- struct ecspi transfer t
 - ECSPI transfer structure. More...
- struct ecspi_master_handle_t
 - ECSPI master handle structure. More...

Macros

- #define ECSPI_DUMMYDATA (0x00U)

 ECSPI dummy transfer data, the data is sent while txBuff is NULL.
- #define SPI_RETRY_TIMES 0U /* Define to zero means keep waiting until the flag is assert/deassert. */

Retry times for waiting flag.

Typedefs

- typedef ecspi_master_handle_t ecspi_slave_handle_t Slave handle is the same with master handle.
- typedef void(* ecspi_master_callback_t)(ECSPI_Type *base, ecspi_master_handle_t *handle, status_t status, void *userData)

ECSPI master callback for finished transmit.

• typedef void(* ecspi_slave_callback_t)(ECSPI_Type *base, ecspi_slave_handle_t *handle, status_t status, void *userData)

ECSPI slave callback for finished transmit.

Enumerations

enum {

```
kStatus_ECSPI_Idle = MAKE_STATUS(kStatusGroup_ECSPI, 1),
 kStatus_ECSPI_Error = MAKE_STATUS(kStatusGroup_ECSPI, 2),
 kStatus ECSPI HardwareOverFlow = MAKE STATUS(kStatusGroup ECSPI, 3),
 kStatus_ECSPI_Timeout = MAKE_STATUS(kStatusGroup_ECSPI, 4) }
    Return status for the ECSPI driver.
enum ecspi_clock_polarity_t {
 kECSPI PolarityActiveHigh = 0x0U,
 kECSPI PolarityActiveLow }
    ECSPI clock polarity configuration.
enum ecspi_clock_phase_t {
 kECSPI_ClockPhaseFirstEdge,
 kECSPI ClockPhaseSecondEdge }
    ECSPI clock phase configuration.
 kECSPI_TxfifoEmptyInterruptEnable = ECSPI_INTREG_TEEN_MASK,
 kECSPI TxFifoDataRegustInterruptEnable = ECSPI INTREG TDREN MASK,
 kECSPI TxFifoFullInterruptEnable = ECSPI INTREG TFEN MASK,
 kECSPI_RxFifoReadyInterruptEnable = ECSPI_INTREG_RREN_MASK,
 kECSPI_RxFifoDataRequstInterruptEnable = ECSPI_INTREG_RDREN_MASK,
 kECSPI RxFifoFullInterruptEnable = ECSPI INTREG RFEN MASK,
 kECSPI RxFifoOverFlowInterruptEnable = ECSPI INTREG ROEN MASK,
 kECSPI_TransferCompleteInterruptEnable = ECSPI_INTREG_TCEN_MASK,
```

kStatus_ECSPI_Busy = MAKE_STATUS(kStatusGroup_ECSPI, 0),

```
kECSPI AllInterruptEnable }
    ECSPI interrupt sources.
• enum {
  kECSPI_TxfifoEmptyFlag = ECSPI_STATREG_TE_MASK,
 kECSPI_TxFifoDataRequstFlag = ECSPI_STATREG_TDR_MASK,
 kECSPI_TxFifoFullFlag = ECSPI_STATREG_TF_MASK,
 kECSPI_RxFifoReadyFlag = ECSPI_STATREG_RR_MASK,
 kECSPI_RxFifoDataRegustFlag = ECSPI_STATREG_RDR_MASK,
 kECSPI_RxFifoFullFlag = ECSPI_STATREG_RF_MASK,
 kECSPI RxFifoOverFlowFlag = ECSPI STATREG RO MASK,
 kECSPI_TransferCompleteFlag = ECSPI_STATREG_TC_MASK }
    ECSPI status flags.
• enum {
  kECSPI TxDmaEnable = ECSPI_DMAREG_TEDEN_MASK,
 kECSPI RxDmaEnable = ECSPI DMAREG RXDEN MASK,
 kECSPI_DmaAllEnable = (ECSPI_DMAREG_TEDEN_MASK | ECSPI_DMAREG_RXDEN_M-
  ASK) }
    ECSPI DMA enable.
enum ecspi_Data_ready_t {
  kECSPI_DataReadyIgnore = 0x0U,
  kECSPI_DataReadyFallingEdge,
 kECSPI DataReadyLowLevel }
    ECSPI SPI_RDY signal configuration.
enum ecspi_channel_source_t {
 kECSPI_Channel0 = 0x0U,
 kECSPI_Channel1,
 kECSPI_Channel2,
 kECSPI Channel3 }
    ECSPI channel select source.
enum ecspi_master_slave_mode_t {
  kECSPI Slave = 0U,
 kECSPI Master }
    ECSPI master or slave mode configuration.
• enum ecspi_data_line_inactive_state_t {
  kECSPI DataLineInactiveStateHigh = 0x0U,
 kECSPI DataLineInactiveStateLow }
    ECSPI data line inactive state configuration.
enum ecspi_clock_inactive_state_t {
 kECSPI\_ClockInactiveStateLow = 0x0U,
  kECSPI ClockInactiveStateHigh }
    ECSPI clock inactive state configuration.
enum ecspi_chip_select_active_state_t {
  kECSPI_ChipSelectActiveStateLow = 0x0U,
 kECSPI_ChipSelectActiveStateHigh }
    ECSPI active state configuration.
enum ecspi_sample_period_clock_source_t {
 kECSPI_spiClock = 0x0U,
```

kECSPI lowFreqClock }

ECSPI sample period clock configuration.

Functions

• uint32_t ECSPI_GetInstance (ECSPI_Type *base) Get the instance for ECSPI module.

Driver version

• #define FSL_ECSPI_DRIVER_VERSION (MAKE_VERSION(2, 3, 2)) ECSPI driver version.

Initialization and deinitialization

• void ECSPI MasterGetDefaultConfig (ecspi master config t *config)

Sets the ECSPI configuration structure to default values.

• void ECSPI_MasterInit (ECSPI_Type *base, const ecspi_master_config_t *config, uint32_t src-Clock Hz)

Initializes the ECSPI with configuration.

void ECSPI_SlaveGetDefaultConfig (ecspi_slave_config_t *config)

Sets the ECSPI configuration structure to default values.

void ECSPI_SlaveInit (ECSPI_Type *base, const ecspi_slave_config_t *config)

Initializes the ECSPI with configuration.

• void ECSPI Deinit (ECSPI Type *base)

De-initializes the ECSPI.

• static void ECSPI_Enable (ECSPI_Type *base, bool enable)

Enables or disables the ECSPI.

Status

• static uint32 t ECSPI GetStatusFlags (ECSPI Type *base)

Gets the status flag.

• static void ECSPI_ClearStatusFlags (ECSPI_Type *base, uint32_t mask) Clear the status flag.

Interrupts

- static void ECSPI_EnableInterrupts (ECSPI_Type *base, uint32_t mask) Enables the interrupt for the ECSPI.
- static void ECSPI_DisableInterrupts (ECSPI_Type *base, uint32_t mask) Disables the interrupt for the ECSPI.

Software Reset

• static void ECSPI_SoftwareReset (ECSPI_Type *base) Software reset.

Channel mode check

• static bool ECSPI_IsMaster (ECSPI_Type *base, ecspi_channel_source_t channel) Mode check.

DMA Control

• static void ECSPI_EnableDMA (ECSPI_Type *base, uint32_t mask, bool enable) Enables the DMA source for ECSPI.

FIFO Operation

- static uint8_t ECSPI_GetTxFifoCount (ECSPI_Type *base)

 Get the Tx FIFO data count.
- static uint8_t ECSPI_GetRxFifoCount (ECSPI_Type *base)

 Get the Rx FIFO data count.

Bus Operations

- static void ECSPI_SetChannelSelect (ECSPI_Type *base, ecspi_channel_source_t channel)

 Set channel select for transfer.
- void ECSPI_SetChannelConfig (ECSPI_Type *base, ecspi_channel_source_t channel, const ecspi-channel config t *config)

Set channel select configuration for transfer.

- void ECSPI_SetBaudRate (ECSPI_Type *base, uint32_t baudRate_Bps, uint32_t srcClock_Hz) Sets the baud rate for ECSPI transfer.
- status_t ECSPI_WriteBlocking (ECSPI_Type *base, uint32_t *buffer, size_t size) Sends a buffer of data bytes using a blocking method.
- static void ECSPI_WriteData (ECSPI_Type *base, uint32_t data)

Writes a data into the ECSPI data register.

• static uint32 t ECSPI ReadData (ECSPI Type *base)

Gets a data from the ECSPI data register.

Initializes the ECSPI master handle.

Transactional

- void ECSPI_MasterTransferCreateHandle (ECSPI_Type *base, ecspi_master_handle_t *handle, ecspi_master_callback_t callback, void *userData)
- status_t ECSPI_MasterTransferBlocking (ECSPI_Type *base, ecspi_transfer_t *xfer)

Transfers a block of data using a polling method.

• status_t ECSPI_MasterTransferNonBlocking (ECSPI_Type *base, ecspi_master_handle_t *handle, ecspi_transfer_t *xfer)

Performs a non-blocking ECSPI interrupt transfer.

• status_t ECSPI_MasterTransferGetCount (ECSPI_Type *base, ecspi_master_handle_t *handle, size t *count)

Gets the bytes of the ECSPI interrupt transferred.

- void ECSPI_MasterTransferAbort (ECSPI_Type *base, ecspi_master_handle_t *handle)

 Aborts an ECSPI transfer using interrupt.
- void ECSPI_MasterTransferHandleIRQ (ECSPI_Type *base, ecspi_master_handle_t *handle)

 Interrupts the handler for the ECSPI.
- void ECSPI_SlaveTransferCreateHandle (ECSPI_Type *base, ecspi_slave_handle_t *handle, ecspi_slave_callback_t callback, void *userData)

Initializes the ECSPI slave handle.

• static status_t ECSPI_SlaveTransferNonBlocking (ECSPI_Type *base, ecspi_slave_handle_t *handle, ecspi_transfer_t *xfer)

Performs a non-blocking ECSPI slave interrupt transfer.

static status_t ECSPI_SlaveTransferGetCount (ECSPI_Type *base, ecspi_slave_handle_t *handle, size_t *count)

Gets the bytes of the ECSPI interrupt transferred.

- static void ECSPI_SlaveTransferAbort (ECSPI_Type *base, ecspi_slave_handle_t *handle)

 Aborts an ECSPI slave transfer using interrupt.
- void ECSPI_SlaveTransferHandleIRQ (ECSPI_Type *base, ecspi_slave_handle_t *handle)

 Interrupts a handler for the ECSPI slave.

7.2.3 Data Structure Documentation

7.2.3.1 struct ecspi channel config t

Data Fields

- ecspi_master_slave_mode_t channelMode
 - Channel mode.
- ecspi clock inactive state t clockInactiveState

Clock line (SCLK) inactive state.

• ecspi_data_line_inactive_state_t dataLineInactiveState

Data line (MOSI&MISO) inactive state.

• ecspi_chip_select_active_state_t chipSlectActiveState

Chip select(SS) line active state.

• ecspi_clock_polarity_t polarity

Clock polarity.

ecspi_clock_phase_t phase

Clock phase.

7.2.3.2 struct ecspi_master_config_t

Data Fields

ecspi_channel_source_t channel

Channel number.

• ecspi_channel_config_t channelConfig

Channel configuration.

ecspi_sample_period_clock_source_t samplePeriodClock

Sample period clock source.

• uint16 t burstLength

Burst length.

• uint8_t chipSelectDelay

SS delay time.

• uint16 t samplePeriod

Sample period.

uint8_t txFifoThreshold

TX Threshold.

• uint8_t rxFifoThreshold

RX Threshold.

uint32_t baudRate_Bps

ECSPI baud rate for master mode.

bool enableLoopback

Enable the ECSPI loopback test.

Field Documentation

(1) uint16_t ecspi_master_config_t::burstLength

The length shall be less than 4096 bits

(2) bool ecspi master config t::enableLoopback

7.2.3.3 struct ecspi_slave_config_t

Data Fields

• uint16 t burstLength

Burst length.

• uint8_t txFifoThreshold

TX Threshold.

• uint8 t rxFifoThreshold

RX Threshold.

ecspi_channel_config_t channelConfig

Channel configuration.

Field Documentation

(1) uint16_t ecspi_slave_config_t::burstLength

The length shall be less than 4096 bits

7.2.3.4 struct ecspi_transfer_t

Data Fields

• uint32 t * txData

Send buffer.

• $uint32_t * rxData$

Receive buffer.

• size_t dataSize

Transfer bytes.

• ecspi channel source t channel

ECSPI channel select.

7.2.3.5 struct ecspi_master_handle

Data Fields

ecspi_channel_source_t channel

Channel number.

• uint32_t *volatile txData

Transfer buffer.

• uint32_t *volatile rxData

Receive buffer.

• volatile size_t txRemainingBytes

Send data remaining in bytes.

• volatile size_t rxRemainingBytes

Receive data remaining in bytes.

• volatile uint32_t state

ECSPI internal state.

• size t transferSize

Bytes to be transferred.

• ecspi_master_callback_t callback

ECSPI callback.

void * userData

Callback parameter.

7.2.4 Macro Definition Documentation

- 7.2.4.1 #define FSL_ECSPI_DRIVER_VERSION (MAKE_VERSION(2, 3, 2))
- 7.2.4.2 #define ECSPI DUMMYDATA (0x00U)
- 7.2.4.3 #define SPI_RETRY_TIMES 0U /* Define to zero means keep waiting until the flag is assert/deassert. */

7.2.5 Enumeration Type Documentation

7.2.5.1 anonymous enum

Enumerator

kStatus ECSPI Busy ECSPI bus is busy.

kStatus_ECSPI_Idle ECSPI is idle.

kStatus_ECSPI_Error ECSPI error.

kStatus ECSPI HardwareOverFlow ECSPI hardware overflow.

kStatus ECSPI Timeout ECSPI timeout polling status flags.

7.2.5.2 enum ecspi_clock_polarity_t

Enumerator

kECSPI_PolarityActiveHigh Active-high ECSPI polarity high (idles low). **kECSPI_PolarityActiveLow** Active-low ECSPI polarity low (idles high).

7.2.5.3 enum ecspi_clock_phase_t

Enumerator

kECSPI_ClockPhaseFirstEdge First edge on SPSCK occurs at the middle of the first cycle of a data transfer.

kECSPI_ClockPhaseSecondEdge First edge on SPSCK occurs at the start of the first cycle of a data transfer.

7.2.5.4 anonymous enum

Enumerator

kECSPI_TxfifoEmptyInterruptEnable Transmit FIFO buffer empty interrupt.

kECSPI_TxFifoDataRegustInterruptEnable Transmit FIFO data regust interrupt.

kECSPI_TxFifoFullInterruptEnable Transmit FIFO full interrupt.

kECSPI RxFifoReadyInterruptEnable Receiver FIFO ready interrupt.

kECSPI_RxFifoDataRequstInterruptEnable Receiver FIFO data requst interrupt.

kECSPI RxFifoFullInterruptEnable Receiver FIFO full interrupt.

kECSPI_RxFifoOverFlowInterruptEnable Receiver FIFO buffer overflow interrupt.

kECSPI TransferCompleteInterruptEnable Transfer complete interrupt.

kECSPI AllInterruptEnable All interrupt.

7.2.5.5 anonymous enum

Enumerator

kECSPI_TxfifoEmptyFlag Transmit FIFO buffer empty flag.

kECSPI_TxFifoDataRegustFlag Transmit FIFO data requst flag.

kECSPI_TxFifoFullFlag Transmit FIFO full flag.

kECSPI_RxFifoReadyFlag Receiver FIFO ready flag.

kECSPI RxFifoDataRegustFlag Receiver FIFO data regust flag.

kECSPI_RxFifoFullFlag Receiver FIFO full flag.

kECSPI RxFifoOverFlowFlag Receiver FIFO buffer overflow flag.

kECSPI_TransferCompleteFlag Transfer complete flag.

7.2.5.6 anonymous enum

Enumerator

kECSPI_TxDmaEnable Tx DMA request source.

kECSPI_RxDmaEnable Rx DMA request source.

kECSPI_DmaAllEnable All DMA request source.

7.2.5.7 enum ecspi_Data_ready_t

Enumerator

kECSPI_DataReadyIgnore SPI_RDY signal is ignored.

kECSPI DataReadyFallingEdge SPI RDY signal will be triggerd by the falling edge.

kECSPI_DataReadyLowLevel SPI_RDY signal will be triggerd by a low level.

7.2.5.8 enum ecspi_channel_source_t

Enumerator

kECSPI Channel 0 is selectd.

kECSPI Channel1 Channel 1 is selectd.

kECSPI Channel2 Channel 2 is selectd.

kECSPI_Channel3 Channel 3 is selectd.

7.2.5.9 enum ecspi master slave mode t

Enumerator

kECSPI_Slave ECSPI peripheral operates in slave mode. **kECSPI_Master** ECSPI peripheral operates in master mode.

7.2.5.10 enum ecspi_data_line_inactive_state_t

Enumerator

kECSPI_DataLineInactiveStateHigh The data line inactive state stays high. **kECSPI_DataLineInactiveStateLow** The data line inactive state stays low.

7.2.5.11 enum ecspi_clock_inactive_state_t

Enumerator

kECSPI_ClockInactiveStateLow The SCLK inactive state stays low. **kECSPI_ClockInactiveStateHigh** The SCLK inactive state stays high.

7.2.5.12 enum ecspi_chip_select_active_state_t

Enumerator

kECSPI_ChipSelectActiveStateLow The SS signal line active stays low. kECSPI_ChipSelectActiveStateHigh The SS signal line active stays high.

7.2.5.13 enum ecspi_sample_period_clock_source_t

Enumerator

kECSPI spiClock The sample period clock source is SCLK. kECSPI_lowFreqClock The sample seriod clock source is low_frequency reference clock(32.768 kHz).

7.2.6 Function Documentation

7.2.6.1 uint32 t ECSPI GetInstance (ECSPI Type * base)

base ECSPI base address	
---------------------------	--

7.2.6.2 void ECSPI MasterGetDefaultConfig (ecspi_master_config_t * config_)

The purpose of this API is to get the configuration structure initialized for use in ECSPI_MasterInit(). User may use the initialized structure unchanged in ECSPI_MasterInit, or modify some fields of the structure before calling ECSPI_MasterInit. After calling this API, the master is ready to transfer. Example:

```
ecspi_master_config_t config;
ECSPI_MasterGetDefaultConfig(&config);
```

Parameters

config	pointer to config structure
--------	-----------------------------

7.2.6.3 void ECSPI_MasterInit (ECSPI_Type * base, const ecspi_master_config_t * config, uint32_t srcClock_Hz)

The configuration structure can be filled by user from scratch, or be set with default values by ECSPI_MasterGetDefaultConfig(). After calling this API, the slave is ready to transfer. Example

```
ecspi_master_config_t config = {
.baudRate_Bps = 400000,
...
};
ECSPI_MasterInit(ECSPI0, &config);
```

Parameters

base	ECSPI base pointer
config	pointer to master configuration structure
srcClock_Hz	Source clock frequency.

7.2.6.4 void ECSPI_SlaveGetDefaultConfig (ecspi_slave_config_t * config)

The purpose of this API is to get the configuration structure initialized for use in ECSPI_SlaveInit(). User may use the initialized structure unchanged in ECSPI_SlaveInit(), or modify some fields of the structure before calling ECSPI_SlaveInit(). After calling this API, the master is ready to transfer. Example:

```
ecspi_Slaveconfig_t config;
ECSPI_SlaveGetDefaultConfig(&config);
```

config	pointer to config structure
--------	-----------------------------

7.2.6.5 void ECSPI_SlaveInit (ECSPI_Type * base, const ecspi_slave_config_t * config)

The configuration structure can be filled by user from scratch, or be set with default values by ECSPI_-SlaveGetDefaultConfig(). After calling this API, the slave is ready to transfer. Example

```
ecspi_Salveconfig_t config = {
.baudRate_Bps = 400000,
};
ECSPI_SlaveInit(ECSPI1, &config);
```

Parameters

base	ECSPI base pointer
config	pointer to master configuration structure

7.2.6.6 void ECSPI_Deinit (ECSPI_Type * base)

Calling this API resets the ECSPI module, gates the ECSPI clock. The ECSPI module can't work unless calling the ECSPI_MasterInit/ECSPI_SlaveInit to initialize module.

Parameters

base	ECSPI base pointer

7.2.6.7 static void ECSPI_Enable (ECSPI_Type * base, bool enable) [inline], [static]

Parameters

base	ECSPI base pointer
enable	pass true to enable module, false to disable module

7.2.6.8 static uint32_t ECSPI_GetStatusFlags (ECSPI_Type * base) [inline], [static]

base	ECSPI base pointer
------	--------------------

Returns

ECSPI Status, use status flag to AND _ecspi_flags could get the related status.

7.2.6.9 static void ECSPI_ClearStatusFlags (ECSPI_Type * base, uint32_t mask) [inline], [static]

Parameters

base	ECSPI base pointer
mask	ECSPI Status, use status flag to AND _ecspi_flags could get the related status.

7.2.6.10 static void ECSPI_EnableInterrupts (ECSPI_Type * base, uint32_t mask) [inline], [static]

Parameters

base	ECSPI base pointer
mask	ECSPI interrupt source. The parameter can be any combination of the following
	values:
	kECSPI_TxfifoEmptyInterruptEnable
	 kECSPI_TxFifoDataRequstInterruptEnable
	kECSPI_TxFifoFullInterruptEnable
	 kECSPI_RxFifoReadyInterruptEnable
	 kECSPI_RxFifoDataRequstInterruptEnable
	kECSPI_RxFifoFullInterruptEnable
	 kECSPI_RxFifoOverFlowInterruptEnable
	kECSPI_TransferCompleteInterruptEnable
	kECSPI_AllInterruptEnable

7.2.6.11 static void ECSPI_DisableInterrupts (ECSPI_Type * base, uint32_t mask) [inline], [static]

base	ECSPI base pointer
mask	ECSPI interrupt source. The parameter can be any combination of the following
	values:
	 kECSPI_TxfifoEmptyInterruptEnable
	 kECSPI_TxFifoDataRequstInterruptEnable
	kECSPI_TxFifoFullInterruptEnable
	kECSPI_RxFifoReadyInterruptEnable
	 kECSPI_RxFifoDataRequstInterruptEnable
	kECSPI_RxFifoFullInterruptEnable
	• kECSPI_RxFifoOverFlowInterruptEnable
	kECSPI_TransferCompleteInterruptEnable
	kECSPI_AllInterruptEnable
	_ 1

7.2.6.12 static void ECSPI_SoftwareReset (ECSPI_Type * base) [inline], [static]

Parameters

7	DOOM
base	ECSPI base pointer

7.2.6.13 static bool ECSPI_IsMaster (ECSPI_Type * base, ecspi_channel_source_t channel) [inline], [static]

Parameters

base	ECSPI base pointer
channel	ECSPI channel source

Returns

mode of channel

7.2.6.14 static void ECSPI_EnableDMA (ECSPI_Type * base, uint32_t mask, bool enable) [inline], [static]

base	ECSPI base pointer
mask	ECSPI DMA source. The parameter can be any of the following values: • kECSPI_TxDmaEnable • kECSPI_RxDmaEnable • kECSPI_DmaAllEnable
enable	True means enable DMA, false means disable DMA

7.2.6.15 static uint8_t ECSPI_GetTxFifoCount (ECSPI_Type * base) [inline], [static]

Parameters

_	
hase	ECSPI base pointer.
buse	ECSPI dase pointer.
	<u> </u>

Returns

the number of words in Tx FIFO buffer.

7.2.6.16 static uint8_t ECSPI_GetRxFifoCount(ECSPI_Type * base) [inline], [static]

Parameters

,	ECOPT
base	ECSPI base pointer.

Returns

the number of words in Rx FIFO buffer.

7.2.6.17 static void ECSPI_SetChannelSelect (ECSPI_Type * base, ecspi_channel_source_t channel) [inline],[static]

base	ECSPI base pointer
channel	Channel source.

7.2.6.18 void ECSPI_SetChannelConfig (ECSPI_Type * base, ecspi_channel_source_t channel, const ecspi_channel_config_t * config_)

The purpose of this API is to set the channel will be use to transfer. User may use this API after instance has been initialized or before transfer start. The configuration structure ecspi_channel_config can be filled by user from scratch. After calling this API, user can select this channel as transfer channel.

Parameters

base	ECSPI base pointer
channel	Channel source.
config	Configuration struct of channel

7.2.6.19 void ECSPI_SetBaudRate (ECSPI_Type * base, uint32_t baudRate_Bps, uint32_t srcClock_Hz)

This is only used in master.

Parameters

base	ECSPI base pointer
baudRate_Bps	baud rate needed in Hz.
srcClock_Hz	ECSPI source clock frequency in Hz.

7.2.6.20 status_t ECSPI_WriteBlocking (ECSPI_Type * base, uint32_t * buffer, size_t size)

Note

This function blocks via polling until all bytes have been sent.

base	ECSPI base pointer
buffer	The data bytes to send
size	The number of data bytes to send

Return values

kStatus_Success	Successfully start a transfer.
kStatus_ECSPI_Timeout	The transfer timed out and was aborted.

7.2.6.21 static void ECSPI_WriteData (ECSPI_Type * base, uint32_t data) [inline], [static]

Parameters

base	ECSPI base pointer
data	Data needs to be write.

7.2.6.22 static uint32_t ECSPI_ReadData (ECSPI_Type * base) [inline], [static]

Parameters

base	ECSPI base pointer
------	--------------------

Returns

Data in the register.

7.2.6.23 void ECSPI_MasterTransferCreateHandle (ECSPI_Type * base, ecspi_master_handle_t * handle, ecspi_master_callback_t callback, void * userData)

This function initializes the ECSPI master handle which can be used for other ECSPI master transactional APIs. Usually, for a specified ECSPI instance, call this API once to get the initialized handle.

base	ECSPI peripheral base address.
handle	ECSPI handle pointer.
callback	Callback function.
userData	User data.

7.2.6.24 status_t ECSPI_MasterTransferBlocking (ECSPI_Type * base, ecspi_transfer_t * xfer)

Parameters

base	SPI base pointer
xfer	pointer to spi_xfer_config_t structure

Return values

kStatus_Success	Successfully start a transfer.
kStatus_InvalidArgument	Input argument is invalid.
kStatus_ECSPI_Timeout	The transfer timed out and was aborted.

7.2.6.25 status_t ECSPI_MasterTransferNonBlocking (ECSPI_Type * base, ecspi master handle t * handle, ecspi_transfer_t * xfer)

Note

The API immediately returns after transfer initialization is finished. If ECSPI transfer data frame size is 16 bits, the transfer size cannot be an odd number.

base	ECSPI peripheral base address.
handle	pointer to ecspi_master_handle_t structure which stores the transfer state
xfer	pointer to ecspi_transfer_t structure

Return values

kStatus_Success	Successfully start a transfer.
kStatus_InvalidArgument	Input argument is invalid.
kStatus_ECSPI_Busy	ECSPI is not idle, is running another transfer.

7.2.6.26 status_t ECSPI_MasterTransferGetCount (ECSPI_Type * base, ecspi_master_handle_t * handle, size_t * count)

Parameters

base	ECSPI peripheral base address.
handle	Pointer to ECSPI transfer handle, this should be a static variable.
count	Transferred bytes of ECSPI master.

Return values

kStatus_ECSPI_Success	Succeed get the transfer count.
kStatus_NoTransferIn-	There is not a non-blocking transaction currently in progress.
Progress	

7.2.6.27 void ECSPI_MasterTransferAbort (ECSPI_Type * base, ecspi_master_handle_t * handle)

Parameters

base	ECSPI peripheral base address.
handle	Pointer to ECSPI transfer handle, this should be a static variable.

7.2.6.28 void ECSPI_MasterTransferHandleIRQ (ECSPI_Type * base, ecspi_master_handle_t * handle)

base	ECSPI peripheral base address.
handle	pointer to ecspi_master_handle_t structure which stores the transfer state.

7.2.6.29 void ECSPI SlaveTransferCreateHandle (ECSPI Type * base, ecspi_slave_handle_t * handle, ecspi_slave_callback_t callback, void * userData)

This function initializes the ECSPI slave handle which can be used for other ECSPI slave transactional APIs. Usually, for a specified ECSPI instance, call this API once to get the initialized handle.

Parameters

base	ECSPI peripheral base address.
handle	ECSPI handle pointer.
callback	Callback function.
userData	User data.

7.2.6.30 static status_t ECSPI_SlaveTransferNonBlocking (ECSPI_Type * base, ecspi_slave_handle_t * handle, ecspi_transfer_t * xfer) [inline], [static]

Note

The API returns immediately after the transfer initialization is finished.

Parameters

base	ECSPI peripheral base address.
handle	pointer to ecspi_master_handle_t structure which stores the transfer state
xfer	pointer to ecspi_transfer_t structure

Return values

kStatus_Success	Successfully start a transfer.	
kStatus_InvalidArgument	Input argument is invalid.	
kStatus_ECSPI_Busy ECSPI is not idle, is running another transfer.		

7.2.6.31 static status_t ECSPI_SlaveTransferGetCount (ECSPI_Type * base, ecspi slave handle t * handle, size t * count) [inline], [static]

base	ECSPI peripheral base address.
handle	Pointer to ECSPI transfer handle, this should be a static variable.
count	Transferred bytes of ECSPI slave.

Return values

kStatus_ECSPI_Success	Succeed get the transfer count.
kStatus_NoTransferIn-	There is not a non-blocking transaction currently in progress.
Progress	

7.2.6.32 static void ECSPI_SlaveTransferAbort (ECSPI_Type * base, ecspi_slave_handle_t * handle) [inline], [static]

Parameters

base	ECSPI peripheral base address.
handle	Pointer to ECSPI transfer handle, this should be a static variable.

7.2.6.33 void ECSPI_SlaveTransferHandleIRQ (ECSPI_Type * base, ecspi_slave_handle_t * handle)

base	ECSPI peripheral base address.
handle	pointer to ecspi_slave_handle_t structure which stores the transfer state

7.3 **ECSPI FreeRTOS Driver**

7.3.1 Overview

Driver version

• #define FSL ECSPI FREERTOS DRIVER VERSION (MAKE VERSION(2, 2, 0)) ECSPI FreeRTOS driver version.

ECSPI RTOS Operation

- status_t ECSPI_RTOS_Init (ecspi_rtos_handle_t *handle, ECSPI_Type *base, const ecspi_masterconfig t *masterConfig, uint32 t srcClock Hz) Initializes ECSPI.
- status_t ECSPI_RTOS_Deinit (ecspi_rtos_handle_t *handle) Deinitializes the ECSPI.
- status_t ECSPI_RTOS_Transfer (ecspi_rtos_handle_t *handle, ecspi_transfer_t *transfer) Performs ECSPI transfer.

7.3.2 Macro Definition Documentation

7.3.2.1 #define FSL ECSPI FREERTOS DRIVER VERSION (MAKE_VERSION(2, 2, 0))

7.3.3 Function Documentation

7.3.3.1 status_t ECSPI_RTOS_Init (ecspi_rtos_handle_t * handle, ECSPI_Type * base, const ecspi master config t * masterConfig, uint32 t srcClock Hz)

This function initializes the ECSPI module and related RTOS context.

Parameters

handle	The RTOS ECSPI handle, the pointer to an allocated space for RTOS context.
base	The pointer base address of the ECSPI instance to initialize.
masterConfig	Configuration structure to set-up ECSPI in master mode.
srcClock_Hz	Frequency of input clock of the ECSPI module.

Returns

status of the operation.

7.3.3.2 status_t ECSPI_RTOS_Deinit (ecspi_rtos_handle_t * handle)

This function deinitializes the ECSPI module and related RTOS context.

handle	The RTOS ECSPI handle.
--------	------------------------

7.3.3.3 status_t ECSPI_RTOS_Transfer (ecspi_rtos_handle_t * handle, ecspi_transfer_t * transfer)

This function performs an ECSPI transfer according to data given in the transfer structure.

Parameters

handle	The RTOS ECSPI handle.
transfer	Structure specifying the transfer parameters.

Returns

status of the operation.

7.4 ECSPI SDMA Driver

7.4.1 Overview

Data Structures

• struct ecspi_sdma_handle_t

ECSPI SDMA transfer handle, users should not touch the content of the handle. More...

Typedefs

typedef void(* ecspi_sdma_callback_t)(ECSPI_Type *base, ecspi_sdma_handle_t *handle, status_t status, void *userData)
 ECSPI SDMA callback called at the end of transfer.

Driver version

• #define FSL_ECSPI_FREERTOS_DRIVER_VERSION (MAKE_VERSION(2, 2, 0)) ECSPI FreeRTOS driver version.

DMA Transactional

void ECSPI_MasterTransferCreateHandleSDMA (ECSPI_Type *base, ecspi_sdma_handle_t *handle, ecspi_sdma_callback_t callback, void *userData, sdma_handle_t *txHandle, sdma_handle_t *rxHandle, uint32_t eventSourceTx, uint32_t eventSourceRx, uint32_t TxChannel, uint32_t RxChannel)

Initialize the ECSPI master SDMA handle.

void ECSPI_SlaveTransferCreateHandleSDMA (ECSPI_Type *base, ecspi_sdma_handle_t *handle, ecspi_sdma_callback_t callback, void *userData, sdma_handle_t *txHandle, sdma_handle_t *rxHandle, uint32_t eventSourceTx, uint32_t eventSourceRx, uint32_t TxChannel, uint32_t RxChannel)

Initialize the ECSPI Slave SDMA handle.

status_t ECSPI_MasterTransferSDMA (ECSPI_Type *base, ecspi_sdma_handle_t *handle, ecspi_transfer_t *xfer)

Perform a non-blocking ECSPI master transfer using SDMA.

status_t ECSPI_SlaveTransferSDMA (ECSPI_Type *base, ecspi_sdma_handle_t *handle, ecspi_transfer_t *xfer)

Perform a non-blocking ECSPI slave transfer using SDMA.

- void <u>ECSPI_MasterTransferAbortSDMA</u> (ECSPI_Type *base, ecspi_sdma_handle_t *handle) *Abort a ECSPI master transfer using SDMA*.
- void ECSPI_SlaveTransferAbortSDMA (ECSPI_Type *base, ecspi_sdma_handle_t *handle) Abort a ECSPI slave transfer using SDMA.

7.4.2 Data Structure Documentation

7.4.2.1 struct ecspi sdma handle

Data Fields

bool txInProgress

Send transfer finished.

bool rxInProgress

Receive transfer finished.

• sdma handle t * txSdmaHandle

DMA handler for ECSPI send.

• sdma handle t * rxSdmaHandle

DMA handler for ECSPI receive.

• ecspi_sdma_callback_t callback

Callback for ECSPI SDMA transfer.

void * userData

User Data for ECSPI SDMA callback.

• uint32 t state

Internal state of ECSPI SDMA transfer.

• uint32_t ChannelTx

Channel for send handle.

• uint32 t ChannelRx

Channel for receive handler.

7.4.3 **Macro Definition Documentation**

7.4.3.1 #define FSL_ECSPI_FREERTOS_DRIVER_VERSION (MAKE_VERSION(2, 2, 0))

7.4.4 Typedef Documentation

7.4.4.1 typedef void(* ecspi sdma callback t)(ECSPI Type *base, ecspi sdma handle t *handle, status_t status, void *userData)

7.4.5 Function Documentation

7.4.5.1 void ECSPI MasterTransferCreateHandleSDMA (ECSPI Type * base, ecspi_sdma_handle_t * handle, ecspi_sdma_callback_t callback, void * userData, sdma handle_t * txHandle, sdma_handle_t * rxHandle, uint32_t eventSourceTx, uint32 t eventSourceRx, uint32 t TxChannel, uint32 t RxChannel)

This function initializes the ECSPI master SDMA handle which can be used for other SPI master transactional APIs. Usually, for a specified ECSPI instance, user need only call this API once to get the initialized handle.

base	ECSPI peripheral base address.
handle	ECSPI handle pointer.
callback	User callback function called at the end of a transfer.
userData	User data for callback.
txHandle	SDMA handle pointer for ECSPI Tx, the handle shall be static allocated by users.
rxHandle	SDMA handle pointer for ECSPI Rx, the handle shall be static allocated by users.
eventSourceTx	event source for ECSPI send, which can be found in SDMA mapping.
eventSourceRx	event source for ECSPI receive, which can be found in SDMA mapping.
TxChannel	SDMA channel for ECSPI send.
RxChannel	SDMA channel for ECSPI receive.

7.4.5.2 void ECSPI_SlaveTransferCreateHandleSDMA (ECSPI_Type * base, ecspi_sdma_handle_t * handle, ecspi_sdma_callback_t callback, void * userData, sdma handle t * txHandle, sdma handle t * rxHandle, uint32 t eventSourceTx, uint32_t eventSourceRx, uint32_t TxChannel, uint32_t RxChannel)

This function initializes the ECSPI Slave SDMA handle which can be used for other SPI Slave transactional APIs. Usually, for a specified ECSPI instance, user need only call this API once to get the initialized handle.

base	ECSPI peripheral base address.
handle	ECSPI handle pointer.
callback	User callback function called at the end of a transfer.
userData	User data for callback.
txHandle	SDMA handle pointer for ECSPI Tx, the handle shall be static allocated by users.
rxHandle	SDMA handle pointer for ECSPI Rx, the handle shall be static allocated by users.
eventSourceTx	event source for ECSPI send, which can be found in SDMA mapping.
eventSourceRx	event source for ECSPI receive, which can be found in SDMA mapping.

TxChannel	SDMA channel for ECSPI send.
RxChannel	SDMA channel for ECSPI receive.

7.4.5.3 status_t ECSPI_MasterTransferSDMA (ECSPI_Type * base, ecspi_sdma_handle_t * handle, ecspi_transfer_t * xfer)

Note

This interface returned immediately after transfer initiates.

Parameters

base	ECSPI peripheral base address.
handle	ECSPI SDMA handle pointer.
xfer	Pointer to sdma transfer structure.

Return values

kStatus_Success	Successfully start a transfer.
kStatus_InvalidArgument	Input argument is invalid.
kStatus_ECSPI_Busy	EECSPI is not idle, is running another transfer.

7.4.5.4 status_t ECSPI_SlaveTransferSDMA (ECSPI_Type * base, ecspi_sdma_handle_t * handle, ecspi_transfer_t * xfer)

Note

This interface returned immediately after transfer initiates.

base	ECSPI peripheral base address.
handle	ECSPI SDMA handle pointer.
xfer	Pointer to sdma transfer structure.

Return values

kStatus_Success	Successfully start a transfer.
kStatus_InvalidArgument	Input argument is invalid.
kStatus_ECSPI_Busy	EECSPI is not idle, is running another transfer.

7.4.5.5 void ECSPI_MasterTransferAbortSDMA (ECSPI_Type * base, ecspi_sdma_handle_t * handle)

Parameters

base	ECSPI peripheral base address.
handle	ECSPI SDMA handle pointer.

7.4.5.6 void ECSPI_SlaveTransferAbortSDMA (ECSPI_Type * base, ecspi_sdma_handle_t * handle)

base	ECSPI peripheral base address.
handle	ECSPI SDMA handle pointer.

7.5 ECSPI CMSIS Driver

This section describes the programming interface of the ecspi Cortex Microcontroller Software Interface Standard (CMSIS) driver. And this driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage methord please refer to http://www.-keil.com/pack/doc/cmsis/Driver/html/index.html.

7.5.1 Function groups

7.5.1.1 ECSPI CMSIS GetVersion Operation

This function group will return the ECSPI CMSIS Driver version to user.

7.5.1.2 ECSPI CMSIS GetCapabilities Operation

This function group will return the capabilities of this driver.

7.5.1.3 ECSPI CMSIS Initialize and Uninitialize Operation

This function will initialize and uninitialize the instance in master mode or slave mode. And this API must be called before you configure an instance or after you Deinit an instance. The right steps to start an instance is that you must initialize the instance which been slected firstly, then you can power on the instance. After these all have been done, you can configure the instance by using control operation. If you want to Uninitialize the instance, you must power off the instance first.

7.5.1.4 ECSPI CMSIS Transfer Operation

This function group controls the transfer, master send/receive data, and slave send/receive data.

7.5.1.5 ECSPI CMSIS Status Operation

This function group gets the ecspi transfer status.

7.5.1.6 ECSPI CMSIS Control Operation

This function can select instance as master mode or slave mode, set baudrate for master mode transfer, get current baudrate of master mode transfer, set transfer data bits and set other control command.

7.5.2 Typical use case

7.5.2.1 Master Operation

```
/* Variables */
uint8 t masterRxData[TRANSFER SIZE] = {OU};
uint8_t masterTxData[TRANSFER_SIZE] = {OU};
/*ECSPI master init*/
Driver_SPI0.Initialize(ECSPI_MasterSignalEvent_t);
Driver_SPI0.PowerControl(ARM_POWER_FULL);
Driver_SPIO.Control(ARM_SPI_MODE_MASTER, TRANSFER_BAUDRATE);
/* Start master transfer */
Driver_SPIO.Transfer(masterTxData, masterRxData, TRANSFER_SIZE);
/* Master power off */
Driver_SPIO.PowerControl(ARM_POWER_OFF);
/* Master uninitialize */
Driver_SPIO.Uninitialize();
```

7.5.2.2 Slave Operation

```
/* Variables */
uint8_t slaveRxData[TRANSFER_SIZE] = {OU};
uint8_t slaveTxData[TRANSFER_SIZE] = {0U};
/*DSPI slave init*/
Driver_SPI2.Initialize(ECSPI_SlaveSignalEvent_t);
Driver_SPI2.PowerControl(ARM_POWER_FULL);
Driver_SPI2.Control(ARM_SPI_MODE_SLAVE, false);
/* Start slave transfer */
Driver_SPI2.Transfer(slaveTxData, slaveRxData, TRANSFER_SIZE);
/* slave power off */
Driver_SPI2.PowerControl(ARM_POWER_OFF);
/* slave uninitialize */
Driver_SPI2.Uninitialize();
```

Chapter 8

ENET: Ethernet MAC Driver

8.1 Overview

The MCUXpresso SDK provides a peripheral driver for the 10/100 Mbps Ethernet MAC (ENET) module of MCUXpresso SDK devices.

ENET: Ethernet MAC Driver {EthernetMACDriver}

8.2 Operations of Ethernet MAC Driver

8.2.1 MII interface Operation

The MII interface is the interface connected with MAC and PHY. the Serial management interface - MII management interface should be set before any access to the external PHY chip register. Call ENET_Set-SMI() to initialize the MII management interface. Use ENET_StartSMIRead(), ENET_StartSMIWrite(), and ENET_ReadSMIData() to read/write to PHY registers. This function group sets up the MII and serial management SMI interface, gets data from the SMI interface, and starts the SMI read and write command. Use ENET_SetMII() to configure the MII before successfully getting data from the external PHY.

8.2.2 MAC address filter

This group sets/gets the ENET mac address and the multicast group address filter. ENET_AddMulticast-Group() should be called to add the ENET MAC to the multicast group. The IEEE 1588 feature requires receiving the PTP message.

8.2.3 Other Baisc control Operations

This group has the receive active API ENET_ActiveRead() for single and multiple rings. The ENET_A-VBConfigure() is provided to configure the AVB features to support the AVB frames transmission. Note that due to the AVB frames transmission scheme being a credit-based TX scheme, it is only supported with the Enhanced buffer descriptors. Because of this, the AVB configuration should only be done with the Enhanced buffer descriptor. When the AVB feature is required, make sure the the "ENET_ENHANC-EDBUFFERDESCRIPTOR_MODE" is defined before using this feature.

8.2.4 Transactional Operation

For ENET receive, the ENET_GetRxFrameSize() function needs to be called to get the received data size. Then, call the ENET_ReadFrame() function to get the received data. If the received error occurs, call the

ENET_GetRxErrBeforeReadFrame() function after ENET_GetRxFrameSize() and before ENET_Read-Frame() functions to get the detailed error information.

For ENET transmit, call the ENET_SendFrame() function to send the data out. The transmit data error information is only accessible for the IEEE 1588 enhanced buffer descriptor mode. When the ENET_ENHANCEDBUFFERDESCRIPTOR_MODE is defined, the ENET_GetTxErrAfterSendFrame() can be used to get the detail transmit error information. The transmit error information can only be updated by uDMA after the data is transmitted. The ENET_GetTxErrAfterSendFrame() function is recommended to be called on the transmit interrupt handler.

If send/read frame with zero-copy mechanism is needed, there're special APIs like ENET_GetRxFrame() and ENET_StartTxFrame(). The send frame zero-copy APIs can't be used mixed with ENET_Send-Frame() for the same ENET peripheral, same as read frame zero-copy APIs.

8.2.5 PTP IEEE 1588 Feature Operation

This function group configures the PTP IEEE 1588 feature, starts/stops/gets/sets/adjusts the PTP IEEE 1588 timer, gets the receive/transmit frame timestamp, and PTP IEEE 1588 timer channel feature setting.

The ENET_Ptp1588Configure() function needs to be called when the ENET_ENHANCEDBUFFERDE-SCRIPTOR_MODE is defined and the IEEE 1588 feature is required.

8.3 Typical use case

8.3.1 ENET Initialization, receive, and transmit operations

For the ENET_ENHANCEDBUFFERDESCRIPTOR_MODE undefined use case, use the legacy type buffer descriptor transmit/receive the frame as follows. Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/enet For the ENET_ENHANCEDBUFFERDES-CRIPTOR_MODE defined use case, add the PTP IEEE 1588 configuration to enable the PTP IEEE 1588 feature. The initialization occurs as follows. Refer to the driver examples codes located at <SDK_ROO-T>/boards/<BOARD>/driver_examples/enet

Data Structures

- struct enet_rx_bd_struct_t
 - Defines the receive buffer descriptor structure for the little endian system. More...
- struct enet_tx_bd_struct_t
 - Defines the enhanced transmit buffer descriptor structure for the little endian system, More...
- struct enet_data_error_stats_t
 - Defines the ENET data error statistics structure. More...
- struct enet_rx_frame_error_t
 - Defines the Rx frame error structure. More...
- struct enet_transfer_stats_t
 - Defines the ENET transfer statistics structure. More...
- struct enet_frame_info_t
 - Defines the frame info structure. More...

```
• struct enet_tx_dirty_ring_t
```

Defines the ENET transmit dirty addresses ring/queue structure. More...

• struct enet_buffer_config_t

Defines the receive buffer descriptor configuration structure. More...

struct enet_config_t

Defines the basic configuration structure for the ENET device. More...

struct enet_tx_bd_ring_t

Defines the ENET transmit buffer descriptor ring/queue structure. More...

• struct enet_rx_bd_ring_t

Defines the ENET receive buffer descriptor ring/queue structure. More...

• struct enet_handle_t

Defines the ENET handler structure. More...

Macros

#define ENET_BUFFDESCRIPTOR_RX_ERR_MASK

Defines the receive error status flag mask.

Typedefs

- typedef void *(* enet_rx_alloc_callback_t)(ENET_Type *base, void *userData, uint8_t ringId)

 Defines the ENET Rx memory buffer alloc function pointer.
- typedef void(* enet_rx_free_callback_t)(ENET_Type *base, void *buffer, void *userData, uint8_t ringId)

Defines the ENET Rx memory buffer free function pointer.

• typedef void(* enet_callback_t)(ENET_Type *base, enet_handle_t *handle, enet_event_t event, enet_frame_info_t *frameInfo, void *userData)

ENET callback function.

• typedef void(* enet_isr_t)(ENET_Type *base, enet_handle_t *handle)

Define interrupt IRQ handler.

Enumerations

```
    enum {
        kStatus_ENET_InitMemoryFail,
        kStatus_ENET_RxFrameError = MAKE_STATUS(kStatusGroup_ENET, 1U),
        kStatus_ENET_RxFrameFail = MAKE_STATUS(kStatusGroup_ENET, 2U),
        kStatus_ENET_RxFrameEmpty = MAKE_STATUS(kStatusGroup_ENET, 3U),
        kStatus_ENET_RxFrameDrop = MAKE_STATUS(kStatusGroup_ENET, 4U),
        kStatus_ENET_TxFrameOverLen = MAKE_STATUS(kStatusGroup_ENET, 5U),
        kStatus_ENET_TxFrameBusy = MAKE_STATUS(kStatusGroup_ENET, 6U),
        kStatus_ENET_TxFrameFail = MAKE_STATUS(kStatusGroup_ENET, 7U) }
        Defines the status return codes for transaction.
    enum enet_mii_mode_t {
        kENET_MiiMode = 0U,
        kENET_RmiiMode = 1U }
        Defines the MII/RMII/RGMII mode for data interface between the MAC and the PHY.
    enum enet_mii_speed_t {
```

kENET MiiSpeed10M = 0U,

```
kENET MiiSpeed100M = 1U }
    Defines the 10/100/1000 Mbps speed for the MII data interface.
enum enet_mii_duplex_t {
  kENET MiiHalfDuplex = 0U,
 kENET MiiFullDuplex }
    Defines the half or full duplex for the MII data interface.
enum enet_mii_write_t {
  kENET_MiiWriteNoCompliant = 0U,
 kENET_MiiWriteValidFrame }
    Define the MII opcode for normal MDIO_CLAUSES_22 Frame.
enum enet_mii_read_t {
 kENET MiiReadValidFrame = 2U,
  kENET_MiiReadNoCompliant = 3U }
    Defines the read operation for the MII management frame.
• enum enet special control flag t {
  kENET ControlFlowControlEnable = 0x0001U,
 kENET_ControlRxPayloadCheckEnable = 0x0002U,
 kENET_ControlRxPadRemoveEnable = 0x0004U
 kENET ControlRxBroadCastRejectEnable = 0x0008U,
 kENET ControlMacAddrInsert = 0x0010U,
 kENET_ControlStoreAndFwdDisable = 0x0020U,
 kENET_ControlSMIPreambleDisable = 0x0040U,
 kENET ControlPromiscuousEnable = 0x0080U,
 kENET ControlMIILoopEnable = 0x0100U,
 kENET_ControlVLANTagEnable = 0x0200U }
    Defines a special configuration for ENET MAC controller.
enum enet_interrupt_enable_t {
  kENET_BabrInterrupt = ENET_EIR_BABR_MASK,
 kENET_BabtInterrupt = ENET_EIR_BABT_MASK,
 kENET_GraceStopInterrupt = ENET_EIR_GRA_MASK,
 kENET TxFrameInterrupt = ENET EIR TXF MASK,
 kENET TxBufferInterrupt = ENET EIR TXB MASK,
 kENET_RxFrameInterrupt = ENET_EIR_RXF_MASK,
 kENET_RxBufferInterrupt = ENET_EIR_RXB_MASK,
 kENET_MiiInterrupt = ENET_EIR_MII_MASK,
 kENET EBusERInterrupt = ENET EIR EBERR MASK,
 kENET_LateCollisionInterrupt = ENET_EIR_LC_MASK,
 kENET_RetryLimitInterrupt = ENET_EIR_RL_MASK,
 kENET UnderrunInterrupt = ENET EIR UN MASK,
 kENET PayloadRxInterrupt = ENET EIR PLR MASK,
 kENET_WakeupInterrupt = ENET_EIR_WAKEUP_MASK,
 kENET_TsAvailInterrupt = ENET_EIR_TS_AVAIL_MASK,
 kENET_TsTimerInterrupt = ENET_EIR_TS_TIMER_MASK }
    List of interrupts supported by the peripheral.
enum enet_event_t {
```

```
kENET RxEvent,
 kENET_TxEvent,
 kENET ErrEvent.
 kENET_WakeUpEvent,
 kENET TimeStampEvent,
 kENET TimeStampAvailEvent }
    Defines the common interrupt event for callback use.
enum enet_tx_accelerator_t {
 kENET TxAccellsShift16Enabled = ENET TACC SHIFT16 MASK,
 kENET TxAccellpCheckEnabled = ENET TACC IPCHK MASK,
 kENET_TxAccelProtoCheckEnabled = ENET_TACC_PROCHK_MASK }
    Defines the transmit accelerator configuration.
enum enet_rx_accelerator_t {
 kENET_RxAccelPadRemoveEnabled = ENET_RACC_PADREM_MASK,
 kENET_RxAccelIpCheckEnabled = ENET_RACC_IPDIS_MASK,
 kENET RxAccelProtoCheckEnabled = ENET RACC PRODIS MASK,
 kENET_RxAccelMacCheckEnabled = ENET_RACC_LINEDIS_MASK,
 kENET RxAccelisShift16Enabled = ENET RACC SHIFT16 MASK }
    Defines the receive accelerator configuration.
```

Functions

• uint32_t ENET_GetInstance (ENET_Type *base)

Get the ENET instance from peripheral base address.

Variables

const clock_ip_name_t s_enetClock []
 Pointers to enet clocks for each instance.

Driver version

• #define FSL_ENET_DRIVER_VERSION (MAKE_VERSION(2, 7, 0))

Defines the driver version.

ENET DESCRIPTOR QUEUE

#define FSL_FEATURE_ENET_QUEUE 1 /* Singal queue for previous IP. */
 Defines the queue number.

Control and status region bit masks of the receive buffer descriptor.

- #define ENET_BUFFDESCRIPTOR_RX_EMPTY_MASK 0x8000U Empty bit mask.
- #define ENET_BUFFDESCRIPTOR_RX_SOFTOWNER1_MASK 0x4000U Software owner one mask.
- #define ENET_BUFFDESCRIPTOR_RX_WRAP_MASK 0x2000U

 Next buffer descriptor is the start address.

- #define ENET_BUFFDESCRIPTOR_RX_SOFTOWNER2_Mask 0x1000U Software owner two mask.
- #define ENET_BUFFDESCRIPTOR_RX_LAST_MASK 0x0800U

Last BD of the frame mask.

- #define ENET_BUFFDESCRIPTOR_RX_MISS_MASK 0x0100U Received because of the promiscuous mode.
- #define ENET_BUFFDESCRIPTOR_RX_BROADCAST_MASK 0x0080U Broadcast packet mask.
- #define ENET_BUFFDESCRIPTOR_RX_MULTICAST_MASK 0x0040U
 Multicast packet mask.
- #define ENÉT_BUFFDESCRIPTOR_RX_LENVLIOLATE_MASK 0x0020U
 Length violation mask.
- #define ENET_BUFFDESCRIPTOR_RX_NOOCTET_MASK 0x0010U Non-octet aligned frame mask.
- #define ENET_BUFFDESCRIPTOR_RX_CRC_MASK 0x0004U
 CRC error mask.
- #define ENET_BUFFDESCRIPTOR_RX_OVERRUN_MASK 0x0002U FIFO overrun mask.
- #define ENET_BUFFDESCRIPTOR_RX_TRUNC_MASK 0x0001U
 Frame is truncated mask.

Control and status bit masks of the transmit buffer descriptor.

- #define ENET_BUFFDESCRIPTOR_TX_READY_MASK 0x8000U Ready bit mask.
- #define ENET_BUFFDESCRIPTOR_TX_SOFTOWENER1_MASK 0x4000U Software owner one mask.
- #define ENET_BUFFDESCRIPTOR_TX_WRAP_MASK 0x2000U
 Wrap buffer descriptor mask.
- #define ENET_BUFFDESCRIPTOR_TX_SOFTOWENER2_MASK 0x1000U Software owner two mask.
- #define ENET_BUFFDESCRIPTOR_TX_LAST_MASK 0x0800U
 Last BD of the frame mask.
- #define ENET_BUFFDESCRIPTOR_TX_TRANMITCRC_MASK 0x0400U Transmit CRC mask.

Defines some Ethernet parameters.

- #define ENET_FRAME_MAX_FRAMELEN 1518U
 - Default maximum Ethernet frame size without VLAN tag.
- #define ENET_FRAME_VLAN_TAGLEN 4U

Ethernet single VLAN tag size.

- #define ENET_FRAME_CRC_LEN 4U
 - CRC size in a frame.
- #define **ENET_FRAME_TX_LEN_LIMITATION**(x) ((((x)->RCR & ENET_RCR_MAX_FL_-MASK) >> ENET_RCR_MAX_FL_SHIFT) ENET_FRAME_CRC_LEN)
- #define ENET FIFO MIN RX FULL 5U
 - ENET minimum receive FIFO full.
- #define ENET_RX_MIN_BUFFERSIZE 256U

ENET minimum buffer size.

 #define ENET_PHY_MAXADDRESS (ENET_MMFR_PA_MASK >> ENET_MMFR_PA_SHI-FT)

Maximum PHY address.

• #define ENET_TX_INTERRUPT ((uint32_t)kENET_TxFrameInterrupt | (uint32_t)kENET_Tx-BufferInterrupt)

Enet Tx interrupt flag.

• #define ENET_RX_INTERRUPT ((uint32_t)kENET_RxFrameInterrupt | (uint32_t)kENET_Rx-BufferInterrupt)

Enet Rx interrupt flag.

• #define ENET_TS_INTERRUPT ((uint32_t)kENET_TsTimerInterrupt | (uint32_t)kENET_Ts-AvailInterrupt)

Enet timestamp interrupt flag.

• #define ENET_ERR_INTERRUPT

Enet error interrupt flag.

Initialization and De-initialization

• void ENET_GetDefaultConfig (enet_config_t *config)

Gets the ENET default configuration structure.

• status_t ENET_Up (ENET_Type *base, enet_handle_t *handle, const enet_config_t *config, const enet_buffer_config_t *bufferConfig, uint8_t *macAddr, uint32_t srcClock_Hz)

Initializes the ENET module.

• status_t ENET_Init (ENET_Type *base, enet_handle_t *handle, const enet_config_t *config, const enet_buffer_config_t *bufferConfig, uint8_t *macAddr, uint32_t srcClock_Hz)

Initializes the ENET module.

• void ENET_Type *base)

Stops the ENET module.

• void **ENET_Deinit** (ENET_Type *base)

Deinitializes the ENET module.

• static void ENET_Reset (ENET_Type *base)

Resets the ENET module.

MII interface operation

- void ENET_SetMII (ENET_Type *base, enet_mii_speed_t speed, enet_mii_duplex_t duplex)

 Sets the ENET MII speed and duplex.
- void ENET_SetSMI (ENET_Type *base, uint32_t srcClock_Hz, bool isPreambleDisabled) Sets the ENET SMI(serial management interface)- MII management interface.
- static bool ENET_GetSMI (ENET_Type *base)

Gets the ENET SMI- MII management interface configuration.

• static uint32_t ENET_ReadSMIData (ENET_Type *base)

Reads data from the PHY register through an SMI interface.

• static void ENET_StartSMIWrite (ENET_Type *base, uint8_t phyAddr, uint8_t regAddr, enet_mii_write_t operation, uint16_t data)

Sends the MDIO IEEE802.3 Clause 22 format write command.

• static void ENET_StartSMIRead (ENET_Type *base, uint8_t phyAddr, uint8_t regAddr, enet_miiread_t operation)

Sends the MDIO IEEE802.3 Clause 22 format read command.

• status_t ENET_MDIOWrite (ENET_Type *base, uint8_t phyAddr, uint8_t regAddr, uint16_t data)

MDIO write with IEEE802.3 Clause 22 format.

• status_t ENET_MDIORead (ENET_Type *base, uint8_t phyAddr, uint8_t regAddr, uint16_t *p-Data)

MDIO read with IEEE802.3 Clause 22 format.

MAC Address Filter

• void ENET_SetMacAddr (ENET_Type *base, uint8_t *macAddr)

Sets the ENET module Mac address.

void ENET_GetMacAddr (ENET_Type *base, uint8_t *macAddr)

Gets the ENET module Mac address.

• void ENET_AddMulticastGroup (ENET_Type *base, uint8_t *address)

Adds the ENET device to a multicast group.

• void ENET_LeaveMulticastGroup (ENET_Type *base, uint8_t *address)

Moves the ENET device from a multicast group.

Other basic operation

• static void ENET_ActiveRead (ENET_Type *base)

Activates frame reception for multiple rings.

• static void <u>ENET_EnableSleepMode</u> (ENET_Type *base, bool enable)

Enables/disables the MAC to enter sleep mode.

• static void ENET_GetAccelFunction (ENET_Type *base, uint32_t *txAccelOption, uint32_t *rx-AccelOption)

Gets ENET transmit and receive accelerator functions from MAC controller.

Interrupts.

- static void ENET_EnableInterrupts (ENET_Type *base, uint32_t mask) Enables the ENET interrupt.
- static void ENET_Type *base, uint32_t mask)

Disables the ENET interrupt.

• static uint32_t ENET_GetInterruptStatus (ENET_Type *base)

Gets the ENET interrupt status flag.

• static void ENET_ClearInterruptStatus (ENET_Type *base, uint32_t mask)

Clears the ENET interrupt events status flag.

- void ENET_SetRxISRHandler (ENET_Type *base, enet_isr_t ISRHandler)
- Set the second level Rx IRQ handler.
 void ENET_SetTxISRHandler (ENET_Type *base, enet_isr_t ISRHandler)
- Set the second level Tx IRQ handler.

 void ENET_SetErrISRHandler (ENET_Type *base, enet_isr_t ISRHandler)

•

Transactional operation

Set the second level Err IRQ handler.

• void ENET_GetRxErrBeforeReadFrame (enet_handle_t *handle, enet_data_error_stats_t *eError-Static, uint8 t ringId)

Gets the error statistics of a received frame for ENET specified ring.

- void ENET_GetStatistics (ENET_Type *base, enet_transfer_stats_t *statistics)

 Gets statistical data in transfer.
- status_t ENET_GetRxFrameSize (enet_handle_t *handle, uint32_t *length, uint8_t ringId)

Gets the size of the read frame for specified ring.

• status_t ENET_ReadFrame (ENET_Type *base, enet_handle_t *handle, uint8_t *data, uint32_t length, uint8_t ringId, uint32_t *ts)

Reads a frame from the ENET device.

• status_t ENET_SendFrame (ENET_Type *base, enet_handle_t *handle, const uint8_t *data, uint32-_t length, uint8_t ringId, bool tsFlag, void *context)

Transmits an ENET frame for specified ring.

- status_t ENET_SetTxReclaim (enet_handle_t *handle, bool isEnable, uint8_t ringId)

 Enable or disable tx descriptors reclaim mechanism.
- void ENET_ReclaimTxDescriptor (ENET_Type *base, enet_handle_t *handle, uint8_t ringId) Reclaim tx descriptors.
- status_t ENET_GetRxFrame (ENET_Type *base, enet_handle_t *handle, enet_rx_frame_struct_t *rxFrame, uint8_t ringId)

Receives one frame in specified BD ring with zero copy.

• status_t ENET_StartTxFrame (ENET_Type *base, enet_handle_t *handle, enet_tx_frame_struct_t *txFrame, uint8_t ringId)

Sends one frame in specified BD ring with zero copy.

• void ENET_TransmitIRQHandler (ENET_Type *base, enet_handle_t *handle)

The transmit IRQ handler.

- void ENET_Type *base, enet_handle_t *handle)

 The receive IRQ handler.
- void ENET_ErrorIRQHandler (ENET_Type *base, enet_handle_t *handle)

Some special IRO handler including the error, mii, wakeup irg handler.

• void ENET_Ptp1588IRQHandler (ENET_Type *base)

the common IRO handler for the 1588 irg handler.

• void ENET_CommonFrameOIRQHandler (ENET_Type *base)

the common IRO handler for the tx/rx/error etc irg handler.

8.4 Data Structure Documentation

8.4.1 struct enet rx bd struct t

Data Fields

• uint16_t length

Buffer descriptor data length.

• uint16_t control

Buffer descriptor control and status.

• uint32_t buffer

Data buffer pointer.

Field Documentation

- (1) uint16_t enet_rx_bd_struct_t::length
- (2) uint16 t enet rx bd struct t::control
- (3) uint32_t enet_rx_bd_struct_t::buffer
- 8.4.2 struct enet tx bd struct t

Data Fields

- uint16_t length
 - Buffer descriptor data length.
- uint16_t control
 - Buffer descriptor control and status.
- uint32_t buffer

Data buffer pointer.

Field Documentation

- (1) uint16 t enet tx bd struct t::length
- (2) uint16_t enet_tx_bd_struct_t::control
- (3) uint32_t enet_tx_bd_struct_t::buffer
- 8.4.3 struct enet data error stats t

Data Fields

- uint32 t statsRxLenGreaterErr
 - Receive length greater than RCR[MAX_FL].
- uint32_t statsRxAlignErr
 - Receive non-octet alignment/.
- uint32_t statsRxFcsErr
 - Receive CRC error.
- uint32 t statsRxOverRunErr
 - Receive over run.
- uint32_t statsRxTruncateErr

Receive truncate.

Field Documentation

- (1) uint32_t enet_data_error_stats_t::statsRxLenGreaterErr
- (2) uint32_t enet_data_error_stats_t::statsRxFcsErr
- (3) uint32_t enet_data_error_stats_t::statsRxOverRunErr
- (4) uint32_t enet_data_error_stats_t::statsRxTruncateErr
- 8.4.4 struct enet rx frame error t

Data Fields

• bool statsRxTruncateErr: 1

Receive truncate.

• bool statsRxOverRunErr: 1

Receive over run.

• bool statsRxFcsErr: 1

Receive CRC error.

• bool statsRxAlignErr: 1

Receive non-octet alignment.

• bool statsRxLenGreaterErr: 1

Receive length greater than RCR[MAX_FL].

Field Documentation

- (1) bool enet rx frame error t::statsRxTruncateErr
- (2) bool enet_rx_frame_error_t::statsRxOverRunErr
- (3) bool enet_rx_frame_error_t::statsRxFcsErr
- (4) bool enet_rx_frame_error_t::statsRxAlignErr
- (5) bool enet_rx_frame_error_t::statsRxLenGreaterErr
- 8.4.5 struct enet_transfer_stats_t

Data Fields

uint32 t statsRxFrameCount

Rx frame number.

uint32_t statsRxFrameOk

Good Rx frame number.

• uint32 t statsRxCrcErr

Rx frame number with CRC error.

• uint32_t statsRxAlignErr

Rx frame number with alignment error.

- uint32 t statsRxDropInvalidSFD
 - Dropped frame number due to invalid SFD.
- uint32 t statsRxFifoOverflowErr
 - Rx FIFO overflow count.
- uint32 t statsTxFrameCount
 - *Tx frame number.*
- uint32_t statsTxFrameOk
 - Good Tx frame number.
- uint32_t statsTxCrcAlignErr
 - The transmit frame is error.
- uint32_t statsTxFifoUnderRunErr

Tx FIFO underrun count.

Field Documentation

- (1) uint32 t enet transfer stats t::statsRxFrameCount
- (2) uint32 t enet transfer stats t::statsRxFrameOk
- (3) uint32_t enet_transfer_stats_t::statsRxCrcErr
- (4) uint32 t enet transfer stats t::statsRxAlignErr
- (5) uint32 t enet transfer stats t::statsRxDropInvalidSFD
- (6) uint32 t enet transfer stats t::statsRxFifoOverflowErr
- (7) uint32 t enet transfer stats t::statsTxFrameCount
- (8) uint32 t enet transfer stats t::statsTxFrameOk
- (9) uint32_t enet_transfer_stats_t::statsTxCrcAlignErr
- (10) uint32 t enet transfer stats t::statsTxFifoUnderRunErr
- 8.4.6 struct enet frame info t

Data Fields

void * context

User specified data.

8.4.7 struct enet tx dirty ring t

Data Fields

enet_frame_info_t * txDirtyBase

Dirty buffer descriptor base address pointer.

- uint16 t txGenIdx
 - tx generate index.
- uint16_t txConsumIdx

tx consume index.

- uint16_t txRingLen
 - tx ring length.
- bool isFull

tx ring is full flag.

Field Documentation

- (1) enet_frame_info_t* enet_tx_dirty_ring_t::txDirtyBase
- (2) uint16_t enet_tx_dirty_ring_t::txGenldx
- (3) uint16_t enet_tx_dirty_ring_t::txConsumldx
- (4) uint16 t enet tx dirty ring t::txRingLen
- (5) bool enet_tx_dirty_ring_t::isFull

8.4.8 struct enet_buffer_config_t

Note that for the internal DMA requirements, the buffers have a corresponding alignment requirements.

- 1. The aligned receive and transmit buffer size must be evenly divisible by ENET_BUFF_ALIGNM-ENT. when the data buffers are in cacheable region when cache is enabled, all those size should be aligned to the maximum value of "ENET_BUFF_ALIGNMENT" and the cache line size.
- 2. The aligned transmit and receive buffer descriptor start address must be at least 64 bit aligned. However, it's recommended to be evenly divisible by ENET_BUFF_ALIGNMENT. buffer descriptors should be put in non-cacheable region when cache is enabled.
- 3. The aligned transmit and receive data buffer start address must be evenly divisible by ENET_BUF-F_ALIGNMENT. Receive buffers should be continuous with the total size equal to "rxBdNumber * rxBuffSizeAlign". Transmit buffers should be continuous with the total size equal to "txBdNumber * txBuffSizeAlign". when the data buffers are in cacheable region when cache is enabled, all those size should be aligned to the maximum value of "ENET_BUFF_ALIGNMENT" and the cache line size.

Data Fields

- uint16 trxBdNumber
 - Receive buffer descriptor number.
- uint16 t txBdNumber
 - Transmit buffer descriptor number.
- uint16_t rxBuffSizeAlign
 - Aligned receive data buffer size.
- uint16_t txBuffSizeAlign

Aligned transmit data buffer size.

- volatile enet_rx_bd_struct_t * rxBdStartAddrAlign
 - Aligned receive buffer descriptor start address: should be non-cacheable.
- volatile enet_tx_bd_struct_t * txBdStartAddrAlign
 - Aligned transmit buffer descriptor start address: should be non-cacheable.
- uint8_t * rxBufferAlign
 - Receive data buffer start address.
- uint8_t * txBufferAlign
 - Transmit data buffer start address.
- bool rxMaintainEnable
 - Receive buffer cache maintain.
- bool txMaintainEnable
 - Transmit buffer cache maintain.
- enet frame info t * txFrameInfo

Transmit frame information start address.

Field Documentation

- (1) uint16_t enet_buffer_config_t::rxBdNumber
- (2) uint16_t enet_buffer_config_t::txBdNumber
- (3) uint16 t enet buffer config t::rxBuffSizeAlign
- (4) uint16 t enet buffer config t::txBuffSizeAlign
- (5) volatile enet rx bd struct t* enet buffer config t::rxBdStartAddrAlign
- (6) volatile enet_tx_bd_struct_t* enet_buffer_config_t::txBdStartAddrAlign
- (7) uint8 t* enet buffer config t::rxBufferAlign
- (8) uint8_t* enet_buffer_config_t::txBufferAlign
- (9) bool enet buffer config t::rxMaintainEnable
- (10) bool enet_buffer_config_t::txMaintainEnable
- (11) enet_frame_info_t* enet_buffer_config_t::txFrameInfo

8.4.9 struct enet_config_t

Note:

- 1. macSpecialConfig is used for a special control configuration, A logical OR of "enet_special_control_flag_t". For a special configuration for MAC, set this parameter to 0.
- 2. txWatermark is used for a cut-through operation. It is in steps of 64 bytes: 0/1 64 bytes written to TX FIFO before transmission of a frame begins. 2 128 bytes written to TX FIFO 3 192 bytes written to TX FIFO The maximum of txWatermark is 0x2F 4032 bytes written to TX FIFO txWatermark allows minimizing the transmit latency to set the txWatermark to 0 or 1 or for larger bus access latency 3 or larger due to contention for the system bus.

- 3. rxFifoFullThreshold is similar to the txWatermark for cut-through operation in RX. It is in 64-bit words. The minimum is ENET_FIFO_MIN_RX_FULL and the maximum is 0xFF. If the end of the frame is stored in FIFO and the frame size if smaller than the txWatermark, the frame is still transmitted. The rule is the same for rxFifoFullThreshold in the receive direction.
- 4. When "kENET_ControlFlowControlEnable" is set in the macSpecialConfig, ensure that the pause-Duration, rxFifoEmptyThreshold, and rxFifoStatEmptyThreshold are set for flow control enabled case.
- 5. When "kENET_ControlStoreAndFwdDisabled" is set in the macSpecialConfig, ensure that the rx-FifoFullThreshold and txFifoWatermark are set for store and forward disable.
- 6. The rxAccelerConfig and txAccelerConfig default setting with 0 accelerator are disabled. The "enet_tx_accelerator_t" and "enet_rx_accelerator_t" are recommended to be used to enable the transmit and receive accelerator. After the accelerators are enabled, the store and forward feature should be enabled. As a result, kENET ControlStoreAndFwdDisabled should not be set.
- 7. The intCoalesceCfg can be used in the rx or tx enabled cases to decrese the CPU loading.

Data Fields

uint32_t macSpecialConfig

Mac special configuration.

• uint32_t interrupt

Mac interrupt source.

• uint16_t rxMaxFrameLen

Receive maximum frame length.

enet_mii_mode_t miiMode

MII mode.

enet_mii_speed_t miiSpeed

MII Speed.

enet_mii_duplex_t miiDuplex

MII duplex.

uint8_t rxAccelerConfig

Receive accelerator, A logical OR of "enet rx accelerator t".

uint8_t txAccelerConfig

Transmit accelerator, A logical OR of "enet_rx_accelerator_t".

• uint16_t pauseDuration

For flow control enabled case: Pause duration.

• uint8 t rxFifoEmptyThreshold

For flow control enabled case: when RX FIFO level reaches this value, it makes MAC generate XOFF pause frame.

uint8_t rxFifoFullThreshold

For store and forward disable case, the data required in RX FIFO to notify the MAC receive ready status.

• uint8_t txFifoWatermark

For store and forward disable case, the data required in TX FIFO $\,$

before a frame transmit start.

• uint8_t ringNum

Number of used rings.

enet_rx_alloc_callback_t rxBuffAlloc

Callback function to alloc memory, must be provided for zero-copy Rx.

- enet rx free callback trxBuffFree
 - Callback function to free memory, must be provided for zero-copy Rx.
- enet callback t callback
 - General callback function.
- void * userData
 - Callback function parameter.

Field Documentation

(1) uint32 t enet config t::macSpecialConfig

A logical OR of "enet_special_control_flag_t".

(2) uint32 t enet config t::interrupt

A logical OR of "enet_interrupt_enable_t".

- (3) uint16_t enet_config_t::rxMaxFrameLen
- (4) enet_mii_mode_t enet_config_t::miiMode
- (5) enet_mii_speed_t enet config t::miiSpeed
- (6) enet_mii_duplex_t enet_config_t::miiDuplex
- (7) uint8 t enet config t::rxAccelerConfig
- (8) uint8_t enet_config_t::txAccelerConfig
- (9) uint16_t enet_config_t::pauseDuration
- (10) uint8_t enet_config_t::rxFifoEmptyThreshold
- (11) uint8 t enet config t::rxFifoFullThreshold
- (12) uint8 t enet config t::txFifoWatermark
- (13) uint8_t enet_config_t::ringNum

default with 1 - single ring.

- (14) enet rx alloc callback tenet config t::rxBuffAlloc
- (15) enet_rx_free_callback_t enet_config_t::rxBuffFree
- (16) enet_callback_t enet config t::callback
- (17) void* enet_config_t::userData

8.4.10 struct enet tx bd ring t

Data Fields

- volatile enet_tx_bd_struct_t * txBdBase
 - Buffer descriptor base address pointer.
- uint16 t txGenIdx

The current available transmit buffer descriptor pointer.

• uint16_t txConsumIdx

Transmit consume index.

- volatile uint16 t txDescUsed
 - Transmit descriptor used number.
- uint16_t txRingLen

Transmit ring length.

Field Documentation

- (1) volatile enet_tx_bd_struct_t* enet_tx_bd_ring_t::txBdBase
- (2) uint16 t enet tx bd ring t::txGenldx
- (3) uint16_t enet_tx_bd_ring_t::txConsumldx
- (4) volatile uint16_t enet_tx_bd_ring_t::txDescUsed
- (5) uint16_t enet_tx_bd_ring_t::txRingLen

8.4.11 struct enet rx bd ring t

Data Fields

- volatile enet_rx_bd_struct_t * rxBdBase
 - Buffer descriptor base address pointer.
- uint16 t rxGenIdx

The current available receive buffer descriptor pointer.

• uint16_t rxRingLen

Receive ring length.

Field Documentation

- (1) volatile enet_rx_bd_struct_t* enet_rx_bd_ring_t::rxBdBase
- (2) uint16 t enet rx bd ring t::rxGenldx
- (3) uint16_t enet_rx_bd_ring_t::rxRingLen

8.4.12 struct enet handle

Data Fields

- enet_rx_bd_ring_t rxBdRing [FSL_FEATURE_ENET_QUEUE] Receive buffer descriptor.
- enet_tx_bd_ring_t txBdRing [FSL_FEATURE_ENET_QUEUE] Transmit buffer descriptor.
- uint16_t rxBuffSizeAlign [FSL_FEATURE_ENET_QUEUE] Receive buffer size alignment.
- uint16 t txBuffSizeAlign [FSL FEATURE ENET QUEUE] Transmit buffer size alignment.
- bool rxMaintainEnable [FSL_FEATURE_ENET_QUEUE]

Receive buffer cache maintain.

• bool txMaintainEnable [FSL_FEATURE_ENET_QUEUE]

Transmit buffer cache maintain.

• uint8 t ringNum

Number of used rings.

• enet callback t callback

Callback function.

- void * userData
 - Callback function parameter.
- enet tx dirty ring t txDirtyRing [FSL FEATURE ENET QUEUE]

Ring to store tx frame information.

• bool txReclaimEnable [FSL_FEATURE_ENET_QUEUE]

Tx reclaim enable flag.

enet_rx_alloc_callback_t rxBuffAlloc

Callback function to alloc memory for zero copy Rx.

• enet rx free callback trxBuffFree

Callback function to free memory for zero copy Rx.

• uint8_t multicastCount [64]

Multicast collisions counter.

Field Documentation

- (1) enet_rx_bd_ring_t enet_handle_t::rxBdRing[FSL_FEATURE_ENET_QUEUE]
- (2) enet_tx_bd_ring_t enet_handle_t::txBdRing[FSL_FEATURE_ENET_QUEUE]
- (3) uint16_t enet_handle_t::rxBuffSizeAlign[FSL_FEATURE_ENET_QUEUE]
- (4) uint16_t enet_handle_t::txBuffSizeAlign[FSL_FEATURE_ENET_QUEUE]
- (5) bool enet_handle_t::rxMaintainEnable[FSL_FEATURE_ENET_QUEUE]
- (6) bool enet_handle_t::txMaintainEnable[FSL_FEATURE_ENET_QUEUE]
- (7) uint8_t enet_handle_t::ringNum
- (8) enet_callback_t enet handle t::callback
- (9) void* enet handle t::userData
- (10) enet_tx_dirty_ring_t enet_handle_t::txDirtyRing[FSL_FEATURE_ENET_QUEUE]
- (11) bool enet handle t::txReclaimEnable[FSL_FEATURE_ENET_QUEUE]
- (12) enet_rx_alloc_callback_t enet_handle_t::rxBuffAlloc
- (13) enet rx free callback t enet handle t::rxBuffFree

- 8.5 **Macro Definition Documentation** #define FSL ENET DRIVER VERSION (MAKE_VERSION(2, 7, 0)) 8.5.1 8.5.2 #define FSL FEATURE ENET_QUEUE 1 /* Singal queue for previous IP. */ 8.5.3 #define ENET BUFFDESCRIPTOR RX EMPTY MASK 0x8000U #define ENET BUFFDESCRIPTOR RX SOFTOWNER1 MASK 0x4000U 8.5.4 8.5.5 #define ENET BUFFDESCRIPTOR RX WRAP MASK 0x2000U 8.5.6 #define ENET BUFFDESCRIPTOR RX SOFTOWNER2 Mask 0x1000U 8.5.7 #define ENET BUFFDESCRIPTOR RX LAST MASK 0x0800U 8.5.8 #define ENET BUFFDESCRIPTOR RX MISS MASK 0x0100U 8.5.9 #define ENET BUFFDESCRIPTOR RX BROADCAST MASK 0x0080U 8.5.10 #define ENET BUFFDESCRIPTOR RX MULTICAST MASK 0x0040U 8.5.11 #define ENET BUFFDESCRIPTOR RX LENVLIOLATE MASK 0x0020U #define ENET BUFFDESCRIPTOR RX NOOCTET MASK 0x0010U 8.5.12 #define ENET BUFFDESCRIPTOR RX CRC MASK 0x0004U 8.5.13 8.5.14 #define ENET BUFFDESCRIPTOR RX OVERRUN MASK 0x0002U 8.5.15 #define ENET BUFFDESCRIPTOR RX TRUNC MASK 0x0001U #define ENET BUFFDESCRIPTOR TX READY MASK 0x8000U 8.5.16 8.5.17 #define ENET BUFFDESCRIPTOR TX SOFTOWENER1 MASK 0x4000U 8.5.18 #define ENET_BUFFDESCRIPTOR_TX_WRAP_MASK 0x2000U 8.5.19 #define ENET BUFFDESCRIPTOR TX SOFTOWENER2 MASK 0x1000U 8/5/20 en#define ENET BMEEDESCRIPTORPT XeleASTe MASK 10x0800U
- 8.5.21 #define ENET BUFFDESCRIPTOR TX TRANMITCRC MASK 0x0400U

```
(ENET_BUFFDESCRIPTOR_RX_TRUNC_MASK |
     ENET_BUFFDESCRIPTOR_RX_OVERRUN_MASK |
    ENET_BUFFDESCRIPTOR_RX_LENVLIOLATE_MASK |
     ENET_BUFFDESCRIPTOR_RX_NOOCTET_MASK |
     ENET_BUFFDESCRIPTOR_RX_CRC_MASK)
```

- #define ENET FRAME MAX FRAMELEN 1518U
- 8.5.24 #define ENET FRAME VLAN TAGLEN 4U
- 8.5.25 #define ENET FRAME CRC LEN 4U
- 8.5.26 #define ENET FIFO MIN RX FULL 5U
- 8.5.27 #define ENET RX MIN BUFFERSIZE 256U
- 8.5.28 #define ENET PHY MAXADDRESS (ENET MMFR PA MASK >> **ENET MMFR PA SHIFT)**
- 8.5.29 #define ENET_TX_INTERRUPT ((uint32_t)kENET_TxFrameInterrupt | (uint32 t)kENET_TxBufferInterrupt)
- #define ENET RX INTERRUPT ((uint32 t)kENET_RxFrameInterrupt | 8.5.30 (uint32 t)kENET_RxBufferInterrupt)
- #define ENET TS INTERRUPT ((uint32 t)kENET_TsTimerInterrupt 8.5.31 (uint32 t)kENET_TsAvailInterrupt)
- 8.5.32 #define ENET ERR INTERRUPT

Value:

```
((uint32_t)kENET_BabrInterrupt | (uint32_t)
     kENET_BabtInterrupt | (uint32_t)kENET_EBusERInterrupt | \
     (uint32_t)kENET_LateCollisionInterrupt | (uint32_t)
     kENET_RetryLimitInterrupt |
     (uint32_t)kENET_UnderrunInterrupt | (uint32_t)
     kENET_PayloadRxInterrupt)
```

8.6 Typedef Documentation

- 8.6.1 typedef void*(* enet_rx_alloc_callback_t)(ENET_Type *base, void *userData, uint8_t ringld)
- 8.6.2 typedef void(* enet_rx_free_callback_t)(ENET_Type *base, void *buffer, void *userData, uint8 t ringld)
- 8.6.3 typedef void(* enet_callback_t)(ENET_Type *base, enet_handle_t *handle,enet_event_t event, enet_frame_info_t *frameInfo, void *userData)
- 8.6.4 typedef void(* enet isr t)(ENET Type *base, enet handle t *handle)

8.7 Enumeration Type Documentation

8.7.1 anonymous enum

Enumerator

kStatus_ENET_InitMemoryFail Init fails since buffer memory is not enough.

kStatus_ENET_RxFrameError A frame received but data error happen.

kStatus ENET RxFrameFail Failed to receive a frame.

kStatus_ENET_RxFrameEmpty No frame arrive.

kStatus ENET RxFrameDrop Rx frame is dropped since no buffer memory.

kStatus_ENET_TxFrameOverLen Tx frame over length.

kStatus_ENET_TxFrameBusy Tx buffer descriptors are under process.

kStatus ENET TxFrameFail Transmit frame fail.

8.7.2 enum enet mii mode t

Enumerator

kENET MiiMode MII mode for data interface.

kENET_RmiiMode RMII mode for data interface.

8.7.3 enum enet_mii_speed_t

Notice: "kENET_MiiSpeed1000M" only supported when mii mode is "kENET_RgmiiMode".

Enumerator

kENET_MiiSpeed10M Speed 10 Mbps.

kENET_MiiSpeed100M Speed 100 Mbps.

8.7.4 enum enet_mii_duplex_t

Enumerator

kENET_MiiHalfDuplex Half duplex mode. **kENET_MiiFullDuplex** Full duplex mode.

8.7.5 enum enet_mii_write_t

Enumerator

kENET_MiiWriteNoCompliant Write frame operation, but not MII-compliant. *kENET MiiWriteValidFrame* Write frame operation for a valid MII management frame.

8.7.6 enum enet mii read t

Enumerator

kENET_MiiReadValidFrame Read frame operation for a valid MII management frame. **kENET_MiiReadNoCompliant** Read frame operation, but not MII-compliant.

8.7.7 enum enet_special_control_flag_t

These control flags are provided for special user requirements. Normally, these control flags are unused for ENET initialization. For special requirements, set the flags to macSpecialConfig in the enet_config_t. The kENET_ControlStoreAndFwdDisable is used to disable the FIFO store and forward. FIFO store and forward means that the FIFO read/send is started when a complete frame is stored in TX/RX FIFO. If this flag is set, configure rxFifoFullThreshold and txFifoWatermark in the enet_config_t.

Enumerator

kENET_ControlFlowControlEnable Enable ENET flow control: pause frame.

kENET_ControlRxPayloadCheckEnable Enable ENET receive payload length check.

kENET_ControlRxPadRemoveEnable Padding is removed from received frames.

kENET_ControlRxBroadCastRejectEnable Enable broadcast frame reject.

kENET ControlMacAddrInsert Enable MAC address insert.

kENET_ControlStoreAndFwdDisable Enable FIFO store and forward.

kENET_ControlSMIPreambleDisable Enable SMI preamble.

kENET ControlPromiscuousEnable Enable promiscuous mode.

kENET_ControlMIILoopEnable Enable ENET MII loop back.

kENET_ControlVLANTagEnable Enable normal VLAN (single vlan tag).

8.7.8 enum enet interrupt enable t

This enumeration uses one-bit encoding to allow a logical OR of multiple members. Members usually map to interrupt enable bits in one or more peripheral registers.

Enumerator

kENET_BabrInterrupt Babbling receive error interrupt source.

kENET BabtInterrupt Babbling transmit error interrupt source.

kENET_GraceStopInterrupt Graceful stop complete interrupt source.

kENET_TxFrameInterrupt TX FRAME interrupt source.

kENET_TxBufferInterrupt TX BUFFER interrupt source.

kENET_RxFrameInterrupt RX FRAME interrupt source.

kENET RxBufferInterrupt RX BUFFER interrupt source.

kENET_MiiInterrupt MII interrupt source.

kENET_EBusERInterrupt Ethernet bus error interrupt source.

kENET LateCollisionInterrupt Late collision interrupt source.

kENET_RetryLimitInterrupt Collision Retry Limit interrupt source.

kENET_UnderrunInterrupt Transmit FIFO underrun interrupt source.

kENET_PayloadRxInterrupt Payload Receive error interrupt source.

kENET_WakeupInterrupt WAKEUP interrupt source.

kENET TsAvailInterrupt TS AVAIL interrupt source for PTP.

kENET_TsTimerInterrupt TS WRAP interrupt source for PTP.

8.7.9 enum enet_event_t

Enumerator

kENET RxEvent Receive event.

kENET TxEvent Transmit event.

kENET ErrEvent Error event: BABR/BABT/EBERR/LC/RL/UN/PLR.

kENET Wake UpEvent Wake up from sleep mode event.

kENET_TimeStampEvent Time stamp event.

kENET TimeStampAvailEvent Time stamp available event.

8.7.10 enum enet tx accelerator t

Enumerator

kENET TxAccellsShift16Enabled Transmit FIFO shift-16.

kENET_TxAccellpCheckEnabled Insert IP header checksum.

kENET_TxAccelProtoCheckEnabled Insert protocol checksum.

8.7.11 enum enet_rx_accelerator_t

Enumerator

kENET_RxAccelPadRemoveEnabled Padding removal for short IP frames.

kENET_RxAccellpCheckEnabled Discard with wrong IP header checksum.

kENET_RxAccelProtoCheckEnabled Discard with wrong protocol checksum.

kENET_RxAccelMacCheckEnabled Discard with Mac layer errors.

kENET_RxAccelisShift16Enabled Receive FIFO shift-16.

8.8 Function Documentation

8.8.1 uint32_t ENET_GetInstance (ENET_Type * base)

Parameters

base	ENET peripheral base address.
------	-------------------------------

Returns

ENET instance.

8.8.2 void ENET_GetDefaultConfig (enet_config_t * config)

The purpose of this API is to get the default ENET MAC controller configure structure for ENET_Init(). User may use the initialized structure unchanged in ENET_Init(), or modify some fields of the structure before calling ENET_Init(). Example:

```
enet_config_t config;
ENET_GetDefaultConfig(&config);
```

Parameters

config The ENET mac controller configuration structure pointer.

8.8.3 status_t ENET_Up (ENET_Type * base, enet_handle_t * handle, const enet_config_t * config, const enet_buffer_config_t * bufferConfig, uint8_t * macAddr, uint32_t srcClock_Hz)

This function initializes the module with the ENET configuration.

Note

ENET has two buffer descriptors legacy buffer descriptors and enhanced IEEE 1588 buffer descriptors. The legacy descriptor is used by default. To use the IEEE 1588 feature, use the enhanced IEEE 1588 buffer descriptor by defining "ENET ENHANCEDBUFFERDESCRIPTOR-MODE" and calling ENET Ptp1588Configure() to configure the 1588 feature and related buffers after calling ENET_Up().

Parameters

base	ENET peripheral base address.
handle	ENET handler pointer.
config	ENET mac configuration structure pointer. The "enet_config_t" type mac configuration return from ENET_GetDefaultConfig can be used directly. It is also possible to verify the Mac configuration using other methods.
bufferConfig	ENET buffer configuration structure pointer. The buffer configuration should be prepared for ENET Initialization. It is the start address of "ringNum" enet_buffer_config structures. To support added multi-ring features in some soc and compatible with the previous enet driver version. For single ring supported, this bufferConfig is a buffer configure structure pointer, for multi-ring supported and used case, this bufferConfig pointer should be a buffer configure structure array pointer.
macAddr	ENET mac address of Ethernet device. This MAC address should be provided.
srcClock_Hz	The internal module clock source for MII clock.

Return values

kStatus_Success	Succeed to initialize the ethernet driver.
kStatus_ENET_Init-	Init fails since buffer memory is not enough.
MemoryFail	

8.8.4 status_t ENET Init (ENET Type * base, enet handle t * handle, const enet_config_t * config, const enet_buffer_config_t * bufferConfig, uint8 t * macAddr, uint32 t srcClock_Hz)

This function ungates the module clock and initializes it with the ENET configuration.

Note

ENET has two buffer descriptors legacy buffer descriptors and enhanced IEEE 1588 buffer descriptors. The legacy descriptor is used by default. To use the IEEE 1588 feature, use the enhanced IEEE 1588 buffer descriptor by defining "ENET_ENHANCEDBUFFERDESCRIPTOR-_MODE" and calling ENET_Ptp1588Configure() to configure the 1588 feature and related buffers after calling **ENET** Init().

base	ENET peripheral base address.
handle	ENET handler pointer.
config	ENET mac configuration structure pointer. The "enet_config_t" type mac configuration return from ENET_GetDefaultConfig can be used directly. It is also possible to verify the Mac configuration using other methods.
bufferConfig	ENET buffer configuration structure pointer. The buffer configuration should be prepared for ENET Initialization. It is the start address of "ringNum" enet_buffer_config structures. To support added multi-ring features in some soc and compatible with the previous enet driver version. For single ring supported, this bufferConfig is a buffer configure structure pointer, for multi-ring supported and used case, this bufferConfig pointer should be a buffer configure structure array pointer.
macAddr	ENET mac address of Ethernet device. This MAC address should be provided.
srcClock_Hz	The internal module clock source for MII clock.

Return values

kStatus_Success	Succeed to initialize the ethernet driver.
kStatus_ENET_Init- MemoryFail	Init fails since buffer memory is not enough.

8.8.5 void ENET_Down (ENET_Type * base)

This function disables the ENET module.

Parameters

base	ENET peripheral base address.
------	-------------------------------

8.8.6 void ENET_Deinit (ENET_Type * base)

This function gates the module clock, clears ENET interrupts, and disables the ENET module.

Parameters

base	ENET peripheral base address.
------	-------------------------------

8.8.7 static void ENET_Reset (ENET_Type * base) [inline], [static]

This function restores the ENET module to reset state. Note that this function sets all registers to reset state. As a result, the ENET module can't work after calling this function.

Parameters

base	ENET peripheral base address.

8.8.8 void ENET_SetMII (ENET_Type * base, enet_mii_speed_t speed, enet_mii_duplex_t duplex)

This API is provided to dynamically change the speed and dulpex for MAC.

Parameters

base	ENET peripheral base address.
speed	The speed of the RMII mode.
duplex	The duplex of the RMII mode.

8.8.9 void ENET_SetSMI (ENET_Type * base, uint32_t srcClock_Hz, bool isPreambleDisabled)

Parameters

base	ENET peripheral base address.
srcClock_Hz	This is the ENET module clock frequency. See clock distribution.
isPreamble- Disabled	

8.8.10 static bool ENET_GetSMI(ENET_Type * base) [inline], [static]

This API is used to get the SMI configuration to check whether the MII management interface has been set.

base	ENET peripheral base address.
------	-------------------------------

Returns

The SMI setup status true or false.

8.8.11 static uint32_t ENET_ReadSMIData (ENET_Type * base) [inline], [static]

Parameters

base	ENET peripheral base address.
------	-------------------------------

Returns

The data read from PHY

8.8.12 static void ENET_StartSMIWrite (ENET_Type * base, uint8_t phyAddr, uint8_t regAddr, enet_mii_write_t operation, uint16_t data) [inline], [static]

After calling this function, need to check whether the transmission is over then do next MDIO operation. For ease of use, encapsulated ENET_MDIOWrite() can be called. For customized requirements, implement with combining separated APIs.

Parameters

base	ENET peripheral base address.
phyAddr	The PHY address. Range from $0 \sim 31$.
regAddr	The PHY register address. Range from $0 \sim 31$.
operation	The write operation.
data	The data written to PHY.

8.8.13 static void ENET_StartSMIRead (ENET_Type * base, uint8_t phyAddr, uint8_t regAddr, enet_mii_read_t operation) [inline], [static]

After calling this function, need to check whether the transmission is over then do next MDIO operation. For ease of use, encapsulated ENET_MDIORead() can be called. For customized requirements,

Function	Documentation
----------	---------------

implement with combining separated APIs.	

base	ENET peripheral base address.
phyAddr	The PHY address. Range from $0 \sim 31$.
regAddr	The PHY register address. Range from $0 \sim 31$.
operation	The read operation.

8.8.14 status_t ENET_MDIOWrite (ENET_Type * base, uint8_t phyAddr, uint8_t regAddr, uint16 t data)

Parameters

base	ENET peripheral base address.
phyAddr	The PHY address. Range from $0 \sim 31$.
regAddr	The PHY register. Range from $0 \sim 31$.
data	The data written to PHY.

Returns

kStatus_Success MDIO access succeeds. kStatus_Timeout MDIO access timeout.

8.8.15 status_t ENET_MDIORead (ENET_Type * base, uint8_t phyAddr, uint8_t regAddr, uint16_t * pData)

Parameters

base	ENET peripheral base address.
phyAddr	The PHY address. Range from $0 \sim 31$.
regAddr	The PHY register. Range from $0 \sim 31$.
pData	The data read from PHY.

Returns

kStatus Success MDIO access succeeds. kStatus_Timeout MDIO access timeout.

Fun	ction	Docum	entation
1, 1111	CLIOII	17036 1111	lentation

8.8.16 void ENET_SetMacAddr (ENET_Type * base, uint8_t * macAddr)

base	ENET peripheral base address.
macAddr	The six-byte Mac address pointer. The pointer is allocated by application and input into the API.

8.8.17 void ENET_GetMacAddr (ENET_Type * base, uint8_t * macAddr)

Parameters

base	ENET peripheral base address.
macAddr	The six-byte Mac address pointer. The pointer is allocated by application and input into the API.

8.8.18 void ENET_AddMulticastGroup (ENET_Type * base, uint8_t * address)

Parameters

base	ENET peripheral base address.
address	The six-byte multicast group address which is provided by application.

8.8.19 void ENET LeaveMulticastGroup (ENET Type * base, uint8 t * address)

Parameters

base	ENET peripheral base address.
address	The six-byte multicast group address which is provided by application.

This function is to active the enet read process.

Note

This must be called after the MAC configuration and state are ready. It must be called after the ENET_Init(). This should be called when the frame reception is required.

base	ENET peripheral base address.
------	-------------------------------

8.8.21 static void ENET EnableSleepMode (ENET Type * base, bool enable) [inline], [static]

This function is used to set the MAC enter sleep mode. When entering sleep mode, the magic frame wakeup interrupt should be enabled to wake up MAC from the sleep mode and reset it to normal mode.

Parameters

base	ENET peripheral base address.
enable	True enable sleep mode, false disable sleep mode.

8.8.22 static void ENET GetAccelFunction (ENET Type * base, uint32 t * txAccelOption, uint32 t * rxAccelOption) [inline], [static]

Parameters

base	ENET peripheral base address.
txAccelOption	The transmit accelerator option. The "enet_tx_accelerator_t" is recommended to be used to as the mask to get the exact the accelerator option.
rxAccelOption	The receive accelerator option. The "enet_rx_accelerator_t" is recommended to be used to as the mask to get the exact the accelerator option.

8.8.23 static void ENET_EnableInterrupts (ENET_Type * base, uint32_t mask) [inline], [static]

This function enables the ENET interrupt according to the provided mask. The mask is a logical OR of enumeration members. See enet_interrupt_enable_t. For example, to enable the TX frame interrupt and RX frame interrupt, do the following.

```
ENET_EnableInterrupts(ENET, kENET_TxFrameInterrupt |
kENET_RxFrameInterrupt);
```

base	ENET peripheral base address.
mask	ENET interrupts to enable. This is a logical OR of the enumeration enet_interrupt_enable_t.

8.8.24 static void ENET_DisableInterrupts (ENET_Type * base, uint32_t mask) [inline], [static]

This function disables the ENET interrupts according to the provided mask. The mask is a logical OR of enumeration members. See <a href="mailto:enem_enember-length="enember-l

```
* ENET_DisableInterrupts(ENET, kENET_TxFrameInterrupt |
kENET_RxFrameInterrupt);
```

Parameters

base	ENET peripheral base address.
mask	ENET interrupts to disable. This is a logical OR of the enumeration enet_interrupt
	enable_t.

8.8.25 static uint32_t ENET_GetInterruptStatus (ENET_Type * base) [inline], [static]

Parameters

base	ENET peripheral base address.

Returns

The event status of the interrupt source. This is the logical OR of members of the enumeration enet_interrupt_enable_t.

8.8.26 static void ENET_ClearInterruptStatus (ENET_Type * base, uint32_t mask) [inline], [static]

This function clears enabled ENET interrupts according to the provided mask. The mask is a logical OR of enumeration members. See the enet_interrupt_enable_t. For example, to clear the TX frame interrupt and RX frame interrupt, do the following.

Parameters

base	ENET peripheral base address.	
mask	ENET interrupt source to be cleared. Th	his is the logical OR of members of the
	enumeration enet_interrupt_enable_t.	

8.8.27 void ENET SetRxISRHandler (ENET Type * base, enet_isr_t ISRHandler)

Parameters

base	ENET peripheral base address.
ISRHandler	The handler to install.

8.8.28 void ENET_SetTxlSRHandler (ENET_Type * base, enet_isr_t ISRHandler)

Parameters

base	ENET peripheral base address.
ISRHandler	The handler to install.

8.8.29 void ENET_SetErrlSRHandler (ENET_Type * base, enet_isr_t ISRHandler)

Parameters

base	ENET peripheral base address.
ISRHandler	The handler to install.

8.8.30 void ENET_GetRxErrBeforeReadFrame (enet_handle_t * handle, enet_data_error_stats_t * eErrorStatic, uint8_t ringld)

This API must be called after the ENET_GetRxFrameSize and before the ENET_ReadFrame(). If the ENET_GetRxFrameSize returns kStatus_ENET_RxFrameError, the ENET_GetRxErrBeforeReadFrame can be used to get the exact error statistics. This is an example.

```
status = ENET_GetRxFrameSize(&g_handle, &length, 0);
if (status == kStatus_ENET_RxFrameError)
   Comments: Get the error information of the received frame.
   ENET_GetRxErrBeforeReadFrame(&g_handle, &eErrStatic, 0);
   Comments: update the receive buffer.
   ENET_ReadFrame(EXAMPLE_ENET, &g_handle, NULL, 0);
```

handle	The ENET handler structure pointer. This is the same handler pointer used in the ENET_Init.
<i>eErrorStatic</i>	The error statistics structure pointer.
ringId	The ring index, range from $0 \sim (FSL_FEATURE_ENET_INSTANCE_QUEUEn(x) - 1)$.

8.8.31 void ENET_GetStatistics (ENET_Type * base, enet_transfer_stats_t * statistics)

Parameters

base	ENET peripheral base address.
statistics	The statistics structure pointer.

status_t ENET GetRxFrameSize (enet handle t * handle, uint32 t * length, uint8 t ringld)

This function gets a received frame size from the ENET buffer descriptors.

Note

The FCS of the frame is automatically removed by MAC and the size is the length without the FCS. After calling ENET_GetRxFrameSize, ENET_ReadFrame() should be called to receive frame and update the BD if the result is not "kStatus_ENET_RxFrameEmpty".

handle	The ENET handler structure. This is the same handler pointer used in the ENET_Init.
length	The length of the valid frame received.
ringId	The ring index or ring number.

Return values

kStatus_ENET_RxFrame- Empty	No frame received. Should not call ENET_ReadFrame to read frame.
kStatus_ENET_RxFrame- Error	Data error happens. ENET_ReadFrame should be called with NULL data and NULL length to update the receive buffers.
kStatus_Success	Receive a frame Successfully then the ENET_ReadFrame should be called with the right data buffer and the captured data length input.

8.8.33 status_t ENET ReadFrame (ENET Type * base, enet handle t * handle, uint8 t * data, uint32 t length, uint8 t ringld, uint32 t * ts)

This function reads a frame (both the data and the length) from the ENET buffer descriptors. User can get timestamp through ts pointer if the ts is not NULL.

Note

It doesn't store the timestamp in the receive timestamp queue. The ENET_GetRxFrameSize should be used to get the size of the prepared data buffer. This API uses memcpy to copy data from DMA buffer to application buffer, 4 bytes aligned data buffer in 32 bits platforms provided by user may let compiler use optimization instruction to reduce time consumption. This is an example:

```
uint32_t length;
enet_handle_t g_handle;
Comments: Get the received frame size firstly.
status = ENET_GetRxFrameSize(&g_handle, &length, 0);
if (length != 0)
   Comments: Allocate memory here with the size of "length"
   uint8_t *data = memory allocate interface;
   if (!data)
        ENET_ReadFrame(ENET, &g_handle, NULL, 0, 0, NULL);
       Comments: Add the console warning log.
    }
   else
    {
        status = ENET_ReadFrame(ENET, &g_handle, data, length, 0, NULL);
        Comments: Call stack input API to deliver the data to stack
else if (status == kStatus_ENET_RxFrameError)
    Comments: Update the received buffer when a error frame is received.
```

```
ENET_ReadFrame(ENET, &g_handle, NULL, 0, 0, NULL);
```

base	ENET peripheral base address.
handle	The ENET handler structure. This is the same handler pointer used in the ENET_Init.
data	The data buffer provided by user to store the frame which memory size should be at least "length".
length	The size of the data buffer which is still the length of the received frame.
ringId	The ring index or ring number.
ts	The timestamp address to store received timestamp.

Returns

The execute status, successful or failure.

status_t ENET SendFrame (ENET Type * base, enet handle t * handle, 8.8.34 const uint8_t * data, uint32_t length, uint8_t ringld, bool tsFlag, void * context)

Note

The CRC is automatically appended to the data. Input the data to send without the CRC. This A-PI uses memcpy to copy data from DMA buffer to application buffer, 4 bytes aligned data buffer in 32 bits platforms provided by user may let compiler use optimization instruction to reduce time consumption.

Parameters

base	ENET peripheral base address.
handle	The ENET handler pointer. This is the same handler pointer used in the ENET_Init.
data	The data buffer provided by user to send.
length	The length of the data to send.

Function Documentation

ringId	The ring index or ring number.
tsFlag	Timestamp enable flag.
context	Used by user to handle some events after transmit over.

Return values

kStatus_Success	Send frame succeed.
kStatus_ENET_TxFrame-	Transmit buffer descriptor is busy under transmission. The transmit busy
Busy	happens when the data send rate is over the MAC capacity. The waiting
	mechanism is recommended to be added after each call return with kStatus-
	_ENET_TxFrameBusy.

status_t ENET SetTxReclaim (enet handle t * handle, bool isEnable, 8.8.35 uint8_t ringld)

Note

This function must be called when no pending send frame action. Set enable if you want to reclaim context or timestamp in interrupt.

Parameters

handle	The ENET handler pointer. This is the same handler pointer used in the ENET_Init.
isEnable	Enable or disable flag.
ringId	The ring index or ring number.

Return values

kStatus_Success	Succeed to enable/disable Tx reclaim.
kStatus_Fail	Fail to enable/disable Tx reclaim.

8.8.36 void ENET ReclaimTxDescriptor (ENET Type * base, enet handle t * handle, uint8 t ringld)

This function is used to update the tx descriptor status and store the tx timestamp when the 1588 feature is enabled. This is called by the transmit interupt IRQ handler after the complete of a frame transmission.

base	ENET peripheral base address.
handle	The ENET handler pointer. This is the same handler pointer used in the ENET_Init.
ringId	The ring index or ring number.

8.8.37 status_t ENET GetRxFrame (ENET Type * base, enet handle t * handle, enet rx frame struct t * rxFrame, uint8 t ringld)

This function uses the user-defined allocation and free callbacks. Every time application gets one frame through this function, driver stores the buffer address(es) in enet buffer struct t and allocate new buffer(s) for the BD(s). If there's no memory buffer in the pool, this function drops current one frame to keep the Rx frame in BD ring is as fresh as possible.

Note

Application must provide a memory pool including at least BD number + n buffers in order for this function to work properly, because each BD must always take one buffer while driver is running, then other extra n buffer(s) can be taken by application. Here n is the ceil(max_frame_length(set by RCR) / bd_rx_size(set by MRBR)). Application must also provide an array structure in rxFrame->rxBuffArray with n index to receive one complete frame in any case.

Parameters

base	ENET peripheral base address.
handle	The ENET handler pointer. This is the same handler pointer used in the ENET_Init.
rxFrame	The received frame information structure provided by user.
ringId	The ring index or ring number.

Return values

kStatus_Success	Succeed to get one frame and allocate new memory for Rx buffer.
kStatus_ENET_RxFrame-	There's no Rx frame in the BD.
Empty	

Function Documentation

kStatus_ENET_RxFrame-	There's issue in this receiving.
Error	
kStatus_ENET_RxFrame- Drop	There's no new buffer memory for BD, drop this frame.

8.8.38 status_t ENET StartTxFrame (ENET Type * base, enet handle t * handle, enet_tx_frame_struct_t * txFrame, uint8_t ringld)

This function supports scattered buffer transmit, user needs to provide the buffer array.

Note

Tx reclaim should be enabled to ensure the Tx buffer ownership can be given back to application after Tx is over.

Parameters

base	ENET peripheral base address.
handle	The ENET handler pointer. This is the same handler pointer used in the ENET_Init.
txFrame	The Tx frame structure.
ringId	The ring index or ring number.

Return values

kStatus_Success	Succeed to send one frame.
kStatus_ENET_TxFrame- Busy	The BD is not ready for Tx or the reclaim operation still not finishs.
kStatus_ENET_TxFrame- OverLen	The Tx frame length is over max ethernet frame length.

8.8.39 void ENET TransmitlRQHandler (ENET Type * base, enet handle t * handle)

Function Documentation

base	ENET peripheral base address.
handle	The ENET handler pointer.

8.8.40 void ENET_ReceivelRQHandler (ENET_Type * base, enet_handle_t * handle)

Parameters

base	ENET peripheral base address.
handle	The ENET handler pointer.

8.8.41 void ENET_ErrorlRQHandler (ENET_Type * base, enet_handle_t * handle)

Parameters

base	ENET peripheral base address.
handle	The ENET handler pointer.

8.8.42 void ENET_Ptp1588IRQHandler (ENET_Type * base)

This is used for the 1588 timer interrupt.

Parameters

base	ENET peripheral base address.
------	-------------------------------

8.8.43 void ENET_CommonFrame0IRQHandler (ENET_Type * base)

This is used for the combined tx/rx/error interrupt for single/mutli-ring (frame 0).

Parameters

base	ENET peripheral base address.
------	-------------------------------

8.9 **Variable Documentation**

8.9.1 const clock_ip_name_t s_enetClock[]

Chapter 9

GPC: General Power Controller Driver

9.1 Overview

The MCUXpresso SDK provides a peripheral driver for the General Power Controller (GPC) module of MCUXpresso SDK devices.

API functions are provided to configure the system about working in dedicated power mode. There are mainly about enabling the power for memory, enabling the wakeup sources for STOP modes, and power up/down operations for various peripherals.

Macros

 #define GPC_PCG_TIME_SLOT_TOTAL_NUMBER GPC_SLT_CFG_PU_COUNT Total number of the timeslot.

Enumerations

```
enum _gpc_lpm_mode {
 kGPC_RunMode = 0U,
 kGPC WaitMode = 1U,
 kGPC_StopMode = 2U }
    GPC LPM mode definition.
enum _gpc_pgc_ack_sel {
 kGPC_DummyPGCPowerUpAck = GPC_PGC_ACK_SEL_DUMMY_PGC_PUP_ACK_MASK,
 kGPC_VirtualPGCPowerUpAck = GPC_PGC_ACK_SEL_VIRTUAL_PGC_PUP_ACK_MASK,
 kGPC_DummyPGCPowerDownAck = GPC_PGC_ACK_SEL_DUMMY_PGC_PDN_ACK_MA-
 SK.
 kGPC_VirtualPGCPowerDownAck = GPC_PGC_ACK_SEL_VIRTUAL_PGC_PDN_ACK_MA-
 kGPC_NocPGCPowerUpAck = GPC_PGC_ACK_SEL_NOC_PGC_PUP_ACK,
 kGPC_NocPGCPowerDownAck = GPC_PGC_ACK_SEL_NOC_PGC_PDN_ACK }
    PGC ack signal selection.
enum _gpc_standby_count {
 kGPC_StandbyCounter4CkilClk = 0U,
 kGPC_StandbyCounter8CkilClk = 1U,
 kGPC_StandbyCounter16CkilClk = 2U,
 kGPC_StandbyCounter32CkilClk = 3U,
 kGPC StandbyCounter64CkilClk = 4U,
 kGPC_StandbyCounter128CkilClk = 5U,
 kGPC_StandbyCounter256CkilClk = 6U,
 kGPC StandbyCounter512CkilClk = 7U }
```

Standby counter which GPC will wait between PMIC_STBY_REQ negation and assertion of PMIC_REA-DY

Functions

- static void GPC AllowIRQs (GPC_Type *base)
 - Allow all the IRO/Events within the charge of GPC.
- static void GPC_DisallowIRQs (GPC_Type *base)
 - Disallow all the IRO/Events within the charge of GPC.
- static uint32 t GPC GetLpmMode (GPC Type *base)
 - Get current LPM mode.
- void GPC_EnableIRQ (GPC_Type *base, uint32_t irqId)
 - Enable the IRO.
- void GPC_DisableIRQ (GPC_Type *base, uint32_t irqId)
 - Disable the IRO.
- bool GPC_GetIRQStatusFlag (GPC_Type *base, uint32_t irqId)
 - Get the IRQ/Event flag.
- static void GPC_DsmTriggerMask (GPC_Type *base, bool enable)
 - Mask the DSM trigger.
- static void GPC_WFIMask (GPC_Type *base, bool enable)
 - Mask the WFI.
- static void GPC SelectPGCAckSignal (GPC Type *base, uint32 t mask)
 - Select the PGC ACK signal.
- static void GPC_PowerDownRequestMask (GPC_Type *base, bool enable)
 - Power down request to virtual PGC mask or not.
- static void GPC_PGCMapping (GPC_Type *base, uint32_t mask)
 - PGC CPU Mapping.
- static void GPC TimeSlotConfigureForPUS (GPC Type *base, uint8 t slotIndex, uint32 t value) Time slot configure.
- void GPC_EnterWaitMode (GPC_Type *base, gpc_lpm_config_t *config)
 - Enter WAIT mode.
- void GPC_EnterStopMode (GPC_Type *base, gpc_lpm_config_t *config)
 - Enter STOP mode.
- void GPC_Init (GPC_Type *base, uint32_t powerUpSlot, uint32_t powerDownSlot) GPC init function.

Driver version

- #define FSL_GPC_DRIVER_VERSION (MAKE_VERSION(2, 2, 0)) GPC driver version 2.2.0.
- 9.2 **Macro Definition Documentation**
- 9.2.1 #define FSL GPC DRIVER VERSION (MAKE_VERSION(2, 2, 0))

9.3 **Enumeration Type Documentation**

9.3.1 enum gpc lpm mode

Enumerator

kGPC RunMode run mode kGPC WaitMode wait mode kGPC_StopMode stop mode

9.3.2 enum _gpc_pgc_ack_sel

Enumerator

kGPC_DummyPGCPowerUpAck dummy power up ack signal kGPC VirtualPGCPowerUpAck virtual pgc power up ack signal kGPC_DummyPGCPowerDownAck dummy power down ack signal kGPC_VirtualPGCPowerDownAck virtual pgc power down ack signal kGPC_NocPGCPowerUpAck NOC power up ack signal. kGPC_NocPGCPowerDownAck NOC power.

9.3.3 enum _gpc_standby_count

Enumerator

kGPC_StandbyCounter4CkilClk 4 ckil clocks kGPC StandbyCounter8CkilClk 8 ckil clocks kGPC StandbyCounter16CkilClk 16 ckil clocks kGPC_StandbyCounter32CkilClk 32 ckil clocks kGPC_StandbyCounter64CkilClk 64 ckil clocks kGPC StandbyCounter128CkilClk 128 ckil clocks kGPC_StandbyCounter256CkilClk 256 ckil clocks kGPC_StandbyCounter512CkilClk 512 ckil clocks

9.4 **Function Documentation**

static void GPC AllowIRQs (GPC Type * base) [inline], [static]

base	GPC peripheral base address.
------	------------------------------

9.4.2 static void GPC_DisallowIRQs (GPC_Type * base) [inline], [static]

Parameters

base	GPC peripheral base address.
------	------------------------------

9.4.3 static uint32 t GPC GetLpmMode (GPC Type * base) [inline], [static]

Parameters

b	ase	GPC peripheral base address.
		1 1

Return values

lpm	mode, reference _gpc_lpm_mode
-----	-------------------------------

9.4.4 void GPC_EnableIRQ (GPC_Type * base, uint32_t irqld)

Parameters

base	GPC peripheral base address.
irqId	ID number of IRQ to be enabled, available range is 0-127,reference SOC headerfile
	IRQn_Type.

9.4.5 void GPC_DisableIRQ (GPC_Type * base, uint32_t irqld)

Parameters

Function Documentation

<i>irqId</i> ID number of IRQ to be disabled, available range is 0-127,reference SOC has IRQn_Type.	aderfile

9.4.6 bool GPC_GetIRQStatusFlag (GPC_Type * base, uint32_t irqld)

Parameters

base	GPC peripheral base address.
irqId	ID number of IRQ to be enabled, available range is 0-127,reference SOC headerfile IRQn_Type.

Returns

Indicated IRQ/Event is asserted or not.

9.4.7 static void GPC DsmTriggerMask (GPC Type * base, bool enable) [inline], [static]

Parameters

base	GPC peripheral base address.
enable	true to enable mask, false to disable mask.

9.4.8 static void GPC WFIMask (GPC Type * base, bool enable) [inline], [static]

Parameters

base	GPC peripheral base address.
enable	true to enable mask, false to disable mask.

9.4.9 static void GPC_SelectPGCAckSignal (GPC_Type * base, uint32_t mask) [inline], [static]

base	GPC peripheral base address.
mask	reference _gpc_pgc_ack_sel.

9.4.10 static void GPC PowerDownRequestMask (GPC Type * base, bool enable) [inline], [static]

Parameters

base	GPC peripheral base address.
enable	true to mask, false to not mask.

9.4.11 static void GPC_PGCMapping (GPC_Type * base, uint32_t mask) [inline], [static]

Parameters

base	GPC peripheral base address.
mask	mask value reference PGC CPU mapping definition.

9.4.12 static void GPC TimeSlotConfigureForPUS (GPC Type * base, uint8 t slotIndex, uint32_t value) [inline], [static]

Parameters

base	GPC peripheral base address.
slotIndex	time slot index.
value	value to be configured

9.4.13 void GPC_EnterWaitMode (GPC_Type * base, gpc_lpm_config_t * config_)

base	GPC peripheral base address.
config	lpm mode configurations.

9.4.14 void GPC_EnterStopMode (GPC_Type * base, gpc_lpm_config_t * config_)

Parameters

base	GPC peripheral base address.
config	lpm mode configurations.

9.4.15 void GPC_Init (GPC_Type * base, uint32_t powerUpSlot, uint32_t powerDownSlot)

Parameters

base	GPC peripheral base address.
powerUpSlot	power up slot number.
powerDown- Slot	power down slot number.

Chapter 10

GPT: General Purpose Timer

10.1 Overview

The MCUXpresso SDK provides a driver for the General Purpose Timer (GPT) of MCUXpresso SDK devices.

10.2 Function groups

The gpt driver supports the generation of PWM signals, input capture, and setting up the timer match conditions.

10.2.1 Initialization and deinitialization

The function GPT_Init() initializes the gpt with specified configurations. The function GPT_GetDefault-Config() gets the default configurations. The initialization function configures the restart/free-run mode and input selection when running.

The function GPT_Deinit() stops the timer and turns off the module clock.

10.3 Typical use case

10.3.1 GPT interrupt example

Set up a channel to trigger a periodic interrupt after every 1 second. Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/gpt

Data Structures

• struct gpt_config_t

Structure to configure the running mode. More...

Enumerations

```
    enum gpt_clock_source_t {
        kGPT_ClockSource_Off = 0U,
        kGPT_ClockSource_Periph = 1U,
        kGPT_ClockSource_HighFreq = 2U,
        kGPT_ClockSource_Ext = 3U,
        kGPT_ClockSource_LowFreq = 4U,
        kGPT_ClockSource_Osc = 5U }
        List of clock sources.
```

```
• enum gpt input capture channel t {
 kGPT_InputCapture_Channel1 = 0U,
 kGPT InputCapture Channel2 = 1U }
    List of input capture channel number.
enum gpt_input_operation_mode_t {
  kGPT InputOperation Disabled = 0U,
 kGPT_InputOperation_RiseEdge = 1U,
 kGPT_InputOperation_FallEdge = 2U,
 kGPT InputOperation BothEdge = 3U }
    List of input capture operation mode.
enum gpt_output_compare_channel_t {
  kGPT_OutputCompare_Channel1 = 0U,
 kGPT_OutputCompare_Channel2 = 1U,
 kGPT OutputCompare Channel3 = 2U }
    List of output compare channel number.
enum gpt_output_operation_mode_t {
  kGPT_OutputOperation_Disconnected = 0U,
 kGPT_OutputOperation_Toggle = 1U,
 kGPT OutputOperation Clear = 2U,
 kGPT_OutputOperation_Set = 3U,
 kGPT_OutputOperation_Activelow = 4U }
    List of output compare operation mode.
enum gpt_interrupt_enable_t {
  kGPT_OutputCompare1InterruptEnable = GPT_IR_OF1IE_MASK,
  kGPT_OutputCompare2InterruptEnable = GPT_IR_OF2IE_MASK,
 kGPT_OutputCompare3InterruptEnable = GPT_IR_OF3IE_MASK,
 kGPT InputCapture1InterruptEnable = GPT IR IF1IE MASK,
 kGPT InputCapture2InterruptEnable = GPT IR IF2IE MASK,
 kGPT_RollOverFlagInterruptEnable = GPT_IR_ROVIE_MASK }
    List of GPT interrupts.
enum gpt_status_flag_t {
  kGPT OutputCompare1Flag = GPT SR OF1 MASK,
 kGPT_OutputCompare2Flag = GPT_SR_OF2_MASK,
 kGPT_OutputCompare3Flag = GPT_SR_OF3_MASK,
 kGPT_InputCapture1Flag = GPT_SR_IF1_MASK,
 kGPT_InputCapture2Flag = GPT_SR_IF2_MASK,
 kGPT_RollOverFlag = GPT_SR_ROV_MASK }
    Status flag.
```

Driver version

• #define FSL_GPT_DRIVER_VERSION (MAKE_VERSION(2, 0, 4))

Initialization and deinitialization

• void GPT_Init (GPT_Type *base, const gpt_config_t *initConfig)

Initialize GPT to reset state and initialize running mode.

- void GPT_Deinit (GPT_Type *base)
 - Disables the module and gates the GPT clock.
- void GPT_GetDefaultConfig (gpt_config_t *config)

Fills in the GPT configuration structure with default settings.

Software Reset

• static void GPT_SoftwareReset (GPT_Type *base) Software reset of GPT module.

Clock source and frequency control

- static void GPT_SetClockSource (GPT_Type *base, gpt_clock_source_t gptClkSource) Set clock source of GPT.
- static gpt_clock_source_t GPT_GetClockSource (GPT_Type *base) Get clock source of GPT.
- static void GPT_SetClockDivider (GPT_Type *base, uint32_t divider)
- Set pre scaler of GPT.static uint32_t GPT_GetClockDivider (GPT_Type *base)
- Get clock divider in GPT module.
- static void GPT_SetOscClockDivider (GPT_Type *base, uint32_t divider)
 - OSC 24M pre-scaler before selected by clock source.
- static uint32_t GPT_GetOscClockDivider (GPT_Type *base)

Get OSC 24M clock divider in GPT module.

Timer Start and Stop

- static void GPT_StartTimer (GPT_Type *base)
 - Start GPT timer.
- static void GPT_StopTimer (GPT_Type *base) Stop GPT timer.

Read the timer period

• static uint32_t GPT_GetCurrentTimerCount (GPT_Type *base)

Reads the current GPT counting value.

GPT Input/Output Signal Control

- static void GPT_SetInputOperationMode (GPT_Type *base, gpt_input_capture_channel_t channel, gpt_input_operation_mode_t mode)
 - Set GPT operation mode of input capture channel.
- static gpt_input_operation_mode_t GPT_GetInputOperationMode (GPT_Type *base, gpt_input_capture_channel_t channel)
 - Get GPT operation mode of input capture channel.
- static uint32_t GPT_GetInputCaptureValue (GPT_Type *base, gpt_input_capture_channel_t channel)
 - Get GPT input capture value of certain channel.
- static void GPT_SetOutputOperationMode (GPT_Type *base, gpt_output_compare_channel_t channel, gpt_output_operation_mode_t_mode)

Set GPT operation mode of output compare channel.

• static gpt_output_operation_mode_t GPT_GetOutputOperationMode (GPT_Type *base, gpt_output_compare_channel_t channel)

Get GPT operation mode of output compare channel.

• static void GPT_SetOutputCompareValue (GPT_Type *base, gpt_output_compare_channel_t channel, uint32 t value)

Set GPT output compare value of output compare channel.

static uint32_t GPT_GetOutputCompareValue (GPT_Type *base, gpt_output_compare_channel_t channel)

Get GPT output compare value of output compare channel.

• static void GPT_ForceOutput (GPT_Type *base, gpt_output_compare_channel_t channel)

Force GPT output action on output compare channel, ignoring comparator.

GPT Interrupt and Status Interface

• static void GPT_EnableInterrupts (GPT_Type *base, uint32_t mask)

Enables the selected GPT interrupts.

• static void GPT_DisableInterrupts (GPT_Type *base, uint32_t mask)

Disables the selected GPT interrupts.

• static uint32_t GPT_GetEnabledInterrupts (GPT_Type *base)

Gets the enabled GPT interrupts.

Status Interface

- static uint32_t GPT_GetStatusFlags (GPT_Type *base, gpt_status_flag_t flags) Get GPT status flags.
- static void GPT_ClearStatusFlags (GPT_Type *base, gpt_status_flag_t flags) Clears the GPT status flags.

10.4 Data Structure Documentation

10.4.1 struct gpt_config_t

Data Fields

• gpt_clock_source_t clockSource

clock source for GPT module.

• uint32_t divider

clock divider (prescaler+1) from clock source to counter.

• bool enableFreeRun

true: FreeRun mode, false: Restart mode.

• bool enableRunInWait

GPT enabled in wait mode.

• bool enableRunInStop

GPT enabled in stop mode.

bool enableRunInDoze

GPT enabled in doze mode.

bool enableRunInDbg

GPT enabled in debug mode.

• bool enableMode

true: counter reset to 0 when enabled; false: counter retain its value when enabled.

Field Documentation

- (1) gpt_clock_source_t gpt_config_t::clockSource
- (2) uint32_t gpt_config_t::divider
- (3) bool gpt_config_t::enableFreeRun
- (4) bool gpt config t::enableRunInWait
- (5) bool gpt_config_t::enableRunInStop
- (6) bool gpt_config_t::enableRunInDoze
- (7) bool gpt config t::enableRunInDbg
- (8) bool gpt_config_t::enableMode

Enumeration Type Documentation 10.5

10.5.1 enum gpt_clock_source_t

Note

Actual number of clock sources is SoC dependent

Enumerator

```
kGPT ClockSource Off GPT Clock Source Off.
```

kGPT_ClockSource_Periph GPT Clock Source from Peripheral Clock.

kGPT_ClockSource_HighFreq GPT Clock Source from High Frequency Reference Clock.

kGPT_ClockSource_Ext GPT Clock Source from external pin.

kGPT_ClockSource_LowFreq GPT Clock Source from Low Frequency Reference Clock.

kGPT_ClockSource_Osc GPT Clock Source from Crystal oscillator.

10.5.2 enum gpt_input_capture_channel_t

Enumerator

```
kGPT InputCapture Channel1 GPT Input Capture Channel1.
kGPT_InputCapture_Channel2 GPT Input Capture Channel2.
```

10.5.3 enum gpt input operation mode t

Enumerator

```
kGPT_InputOperation_Disabled Don't capture.
kGPT InputOperation RiseEdge Capture on rising edge of input pin.
kGPT_InputOperation_FallEdge Capture on falling edge of input pin.
kGPT_InputOperation_BothEdge Capture on both edges of input pin.
```

10.5.4 enum gpt output compare channel t

Enumerator

```
kGPT OutputCompare Channel1 Output Compare Channel1.
kGPT OutputCompare Channel2 Output Compare Channel2.
kGPT_OutputCompare_Channel3 Output Compare Channel3.
```

10.5.5 enum gpt output operation mode t

Enumerator

```
kGPT_OutputOperation_Disconnected Don't change output pin.
kGPT_OutputOperation_Toggle  Toggle output pin.
kGPT OutputOperation Clear Set output pin low.
kGPT_OutputOperation_Set Set output pin high.
kGPT OutputOperation Activelow Generate a active low pulse on output pin.
```

10.5.6 enum gpt_interrupt_enable_t

Enumerator

```
kGPT_OutputCompare1InterruptEnable Output Compare Channel1 interrupt enable.
kGPT_OutputCompare2InterruptEnable Output Compare Channel2 interrupt enable.
kGPT_OutputCompare3InterruptEnable Output Compare Channel3 interrupt enable.
kGPT InputCapture1InterruptEnable Input Capture Channel1 interrupt enable.
kGPT_InputCapture2InterruptEnable Input Capture Channel1 interrupt enable.
kGPT RollOverFlagInterruptEnable Counter rolled over interrupt enable.
```

10.5.7 enum gpt_status_flag_t

Enumerator

```
kGPT_OutputCompare1Flag Output compare channel 1 event.
kGPT_OutputCompare2Flag Output compare channel 2 event.
kGPT_OutputCompare3Flag Output compare channel 3 event.
kGPT_InputCapture1Flag Input Capture channel 1 event.
kGPT_InputCapture2Flag Input Capture channel 2 event.
kGPT RollOverFlag Counter reaches maximum value and rolled over to 0 event.
```

10.6 **Function Documentation**

10.6.1 void GPT Init (GPT Type * base, const gpt_config_t * initConfig)

Parameters

base	GPT peripheral base address.
initConfig	GPT mode setting configuration.

10.6.2 void GPT Deinit (GPT Type * base)

Parameters

base	GPT peripheral base address.

10.6.3 void GPT GetDefaultConfig (gpt_config_t * config)

The default values are:

```
config->clockSource = kGPT_ClockSource_Periph;
config->divider = 1U;
config->enableRunInStop = true;
config->enableRunInWait = true;
config->enableRunInDoze = false;
config->enableRunInDbg = false;
config->enableFreeRun = false;
config->enableMode = true;
```

config	Pointer to the user configuration structure.
--------	--

10.6.4 static void GPT_SoftwareReset (GPT_Type * base) [inline], [static]

Parameters

base	GPT peripheral base address.

10.6.5 static void GPT_SetClockSource (GPT_Type * base, gpt_clock_source_t gptClkSource) [inline], [static]

Parameters

base	GPT peripheral base address.
gptClkSource	Clock source (see gpt_clock_source_t typedef enumeration).

10.6.6 static gpt_clock_source_t GPT_GetClockSource (GPT_Type * base) [inline], [static]

Parameters

base	GPT peripheral base address.

Returns

clock source (see gpt_clock_source_t typedef enumeration).

10.6.7 static void GPT_SetClockDivider (GPT_Type * base, uint32_t divider) [inline], [static]

base	GPT peripheral base address.
divider	Divider of GPT (1-4096).

Parameters

base	GPT peripheral base address.

Returns

clock divider in GPT module (1-4096).

10.6.9 static void GPT_SetOscClockDivider (GPT_Type * base, uint32_t divider) [inline], [static]

Parameters

base	GPT peripheral base address.
divider	OSC Divider(1-16).

Parameters

base	GPT peripheral base address.
------	------------------------------

Returns

OSC clock divider in GPT module (1-16).

10.6.11 static void GPT_StartTimer (GPT_Type * base) [inline], [static]

base	GPT peripheral base address.
------	------------------------------

10.6.12 static void GPT_StopTimer (GPT_Type * base) [inline], [static]

Parameters

base	GPT peripheral base address.
------	------------------------------

10.6.13 static uint32 t GPT GetCurrentTimerCount (GPT Type * base) [inline],[static]

Parameters

base	GPT peripheral base address.
------	------------------------------

Returns

Current GPT counter value.

10.6.14 static void GPT SetInputOperationMode (GPT Type * base, gpt_input_capture_channel_t channel, gpt_input_operation_mode_t mode) [inline], [static]

Parameters

base	GPT peripheral base address.			
channel	GPT capture channel (see gpt_input_capture_channel_t typedef enumeration).			
mode	GPT input capture operation mode (see gpt_input_operation_mode_t typedef enumeration).			

10.6.15 static gpt_input_operation_mode_t GPT GetInputOperationMode (GPT Type * base, gpt_input_capture_channel_t channel) [inline], [static]

base	GPT peripheral base address.			
channel	GPT capture channel (see gpt_input_capture_channel_t typedef enumeration).			

Returns

GPT input capture operation mode (see gpt_input_operation_mode_t typedef enumeration).

10.6.16 static uint32 t GPT_GetInputCaptureValue (GPT_Type * base, gpt_input_capture_channel_t channel) [inline],[static]

Parameters

base	GPT peripheral base address.			
channel	GPT capture channel (see gpt_input_capture_channel_t typedef enumeration).			

Returns

GPT input capture value.

10.6.17 static void GPT SetOutputOperationMode (GPT Type * base, gpt_output_compare_channel_t channel, gpt_output_operation_mode_t mode) [inline],[static]

Parameters

base	GPT peripheral base address.			
channel	GPT output compare channel (see gpt_output_co enumeration).	mpare_channel_t typedef		
mode	GPT output operation mode (see gpt_output_openumeration).	peration_mode_t typedef		

10.6.18 static gpt_output_operation_mode_t GPT GetOutputOperationMode (GPT_Type * base, gpt_output_compare_channel_t channel) [inline], [static]

base	GPT peripheral base address.			
channel	GPT output compare channel (see gpt_output_compare_channel_t typedef enumeration).			

Returns

GPT output operation mode (see gpt_output_operation_mode_t typedef enumeration).

10.6.19 static void GPT_SetOutputCompareValue (GPT_Type * base, gpt_output_compare_channel_t channel, uint32_t value) [inline], [static]

Parameters

base	GPT peripheral base address.		
channel	GPT output compare channel (see gpt_output_compare_channel_t typedef enumeration).		
value	GPT output compare value.		

10.6.20 static uint32 t GPT GetOutputCompareValue (GPT Type * base, gpt_output_compare_channel_t channel) [inline], [static]

Parameters

base	GPT peripheral base address.						
channel	GPT ou	-	compare	channel	(see	gpt_output_compare_channel_t	typedef

Returns

GPT output compare value.

10.6.21 static void GPT_ForceOutput (GPT_Type * base, gpt_output_compare_channel_t channel) [inline], [static]

base	GPT peripheral base address.			
channel	GPT output compare channel (see gpt_output_compare_channel_t typedef enumeration).			

10.6.22 static void GPT_EnableInterrupts (GPT_Type * base, uint32_t mask) [inline], [static]

Parameters

base	GPT peripheral base address.			
mask	The interrupts to enable. This is a logical OR of members of the enumeration gpt			
	interrupt_enable_t			

10.6.23 static void GPT_DisableInterrupts (GPT_Type * base, uint32_t mask) [inline], [static]

Parameters

base	GPT peripheral base address	
mask	The interrupts to disable. This is a logical OR of members of the enumeration gpt	
	interrupt_enable_t	

10.6.24 static uint32_t GPT_GetEnabledInterrupts (GPT_Type * base) [inline], [static]

Parameters

base	GPT peripheral base address

Returns

The enabled interrupts. This is the logical OR of members of the enumeration gpt_interrupt_enable_t

10.6.25 static uint32_t GPT_GetStatusFlags (GPT_Type * base, gpt_status_flag_t flags) [inline], [static]

base	GPT peripheral base address.
flags GPT status flag mask (see gpt_status_flag_t for bit definition).	

Returns

GPT status, each bit represents one status flag.

10.6.26 static void GPT_ClearStatusFlags (GPT_Type * base, gpt_status_flag_t flags) [inline], [static]

Parameters

base	GPT peripheral base address.
flags GPT status flag mask (see gpt_status_flag_t for bit definition).	

Chapter 11

GPIO: General-Purpose Input/Output Driver

11.1 Overview

The MCUXpresso SDK provides a peripheral driver for the General-Purpose Input/Output (GPIO) module of MCUXpresso SDK devices.

11.2 Typical use case

11.2.1 Input Operation

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/gpio

Data Structures

• struct gpio_pin_config_t

GPIO Init structure definition. More...

Enumerations

```
    enum gpio_pin_direction_t {
        kGPIO_DigitalInput = 0U,
        kGPIO_DigitalOutput = 1U }
        GPIO direction definition.
    enum gpio_interrupt_mode_t {
        kGPIO_NoIntmode = 0U,
        kGPIO_IntLowLevel = 1U,
        kGPIO_IntHighLevel = 2U,
        kGPIO_IntRisingEdge = 3U,
        kGPIO_IntFallingEdge = 4U,
        kGPIO_IntRisingOrFallingEdge = 5U }
        GPIO interrupt mode definition.
```

Driver version

• #define FSL_GPIO_DRIVER_VERSION (MAKE_VERSION(2, 0, 6)) *GPIO driver version.*

GPIO Initialization and Configuration functions

• void GPIO_PinInit (GPIO_Type *base, uint32_t pin, const gpio_pin_config_t *Config)

Initializes the GPIO peripheral according to the specified parameters in the initConfig.

GPIO Reads and Write Functions

• void GPIO_PinWrite (GPIO_Type *base, uint32_t pin, uint8_t output)

Sets the output level of the individual GPIO pin to logic 1 or 0.

• static void GPIO_WritePinOutput (GPIO_Type *base, uint32_t pin, uint8_t output)

Sets the output level of the individual GPIO pin to logic 1 or 0.

• static void GPIO_PortSet (GPIO_Type *base, uint32_t mask)

Sets the output level of the multiple GPIO pins to the logic 1.

• static void GPIO_SetPinsOutput (GPIO_Type *base, uint32_t mask)

Sets the output level of the multiple GPIO pins to the logic 1.

• static void GPIO_PortClear (GPIO_Type *base, uint32_t mask)

Sets the output level of the multiple GPIO pins to the logic 0.

static void GPIO_ClearPinsOutput (GPIO_Type *base, uint32_t mask)

Sets the output level of the multiple GPIO pins to the logic 0.

• static void GPIO PortToggle (GPIO Type *base, uint32 t mask)

Reverses the current output logic of the multiple GPIO pins.

• static uint32_t GPIO_PinRead (GPIO_Type *base, uint32_t pin)

Reads the current input value of the GPIO port.

• static uint32_t GPIO_ReadPinInput (GPIO_Type *base, uint32_t pin)

Reads the current input value of the GPIO port.

GPIO Reads Pad Status Functions

• static uint8 t GPIO PinReadPadStatus (GPIO Type *base, uint32 t pin)

Reads the current GPIO pin pad status.

• static uint8_t GPIO_ReadPadStatus (GPIO_Type *base, uint32_t pin)

Reads the current GPIO pin pad status.

Interrupts and flags management functions

• void GPIO_PinSetInterruptConfig (GPIO_Type *base, uint32_t pin, gpio_interrupt_mode_t pin-InterruptMode)

Sets the current pin interrupt mode.

• static void GPIO_SetPinInterruptConfig (GPIO_Type *base, uint32_t pin, gpio_interrupt_mode_t pinInterruptMode)

Sets the current pin interrupt mode.

• static void GPIO_PortEnableInterrupts (GPIO_Type *base, uint32_t mask)

Enables the specific pin interrupt.

• static void GPIO_EnableInterrupts (GPIO_Type *base, uint32_t mask)

Enables the specific pin interrupt.

• static void GPIO PortDisableInterrupts (GPIO Type *base, uint32 t mask)

Disables the specific pin interrupt.

• static void GPIO_DisableInterrupts (GPIO_Type *base, uint32_t mask)

Disables the specific pin interrupt.

• static uint32 t GPIO PortGetInterruptFlags (GPIO Type *base)

Reads individual pin interrupt status.

• static uint32_t GPIO_GetPinsInterruptFlags (GPIO_Type *base)

Reads individual pin interrupt status.

static void GPIO_PortClearInterruptFlags (GPIO_Type *base, uint32_t mask)

Clears pin interrupt flag.

• static void GPIO ClearPinsInterruptFlags (GPIO Type *base, uint32 t mask)

Clears pin interrupt flag.

11.3 **Data Structure Documentation**

11.3.1 struct gpio pin config t

Data Fields

- gpio pin direction t direction Specifies the pin direction.
- uint8_t outputLogic

Set a default output logic, which has no use in input.

• gpio interrupt mode t interruptMode

Specifies the pin interrupt mode, a value of gpio_interrupt_mode_t.

Field Documentation

- (1) gpio_pin_direction_t gpio_pin_config_t::direction
- (2) gpio interrupt mode t gpio pin config t::interruptMode
- **Macro Definition Documentation** 11.4
- 11.4.1 #define FSL GPIO DRIVER VERSION (MAKE_VERSION(2, 0, 6))

11.5 **Enumeration Type Documentation**

11.5.1 enum gpio_pin_direction_t

Enumerator

kGPIO DigitalInput Set current pin as digital input. kGPIO_DigitalOutput Set current pin as digital output.

11.5.2 enum gpio_interrupt_mode_t

Enumerator

kGPIO_NoIntmode Set current pin general IO functionality.

kGPIO IntLowLevel Set current pin interrupt is low-level sensitive.

kGPIO_IntHighLevel Set current pin interrupt is high-level sensitive.

kGPIO_IntRisingEdge Set current pin interrupt is rising-edge sensitive.

kGPIO IntFallingEdge Set current pin interrupt is falling-edge sensitive.

kGPIO_IntRisingOrFallingEdge Enable the edge select bit to override the ICR register's configuration.

- 11.6 Function Documentation
- 11.6.1 void GPIO_PinInit (GPIO_Type * base, uint32_t pin, const gpio_pin_config_t * Config)

base	GPIO base pointer.	
pin	Specifies the pin number	
Config	pointer to a gpio_pin_config_t structure that contains the configuration information.	

11.6.2 void GPIO PinWrite (GPIO Type * base, uint32 t pin, uint8 t output)

Parameters

base	GPIO base pointer.
pin	GPIO port pin number.
output	 GPIOpin output logic level. 0: corresponding pin output low-logic level. 1: corresponding pin output high-logic level.

11.6.3 static void GPIO WritePinOutput (GPIO Type * base, uint32 t pin, uint8 t output) [inline], [static]

Deprecated Do not use this function. It has been superceded by GPIO_PinWrite.

11.6.4 static void GPIO PortSet (GPIO Type * base, uint32 t mask) [inline], [static]

Parameters

base	GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.)
mask	GPIO pin number macro

11.6.5 static void GPIO SetPinsOutput (GPIO Type * base, uint32 t mask) [inline], [static]

Deprecated Do not use this function. It has been superceded by GPIO_PortSet.

Function Documentation

11.6.6 static void GPIO_PortClear (GPIO_Type * base, uint32_t mask) [inline], [static]

base	GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.)
mask GPIO pin number macro	

11.6.7 static void GPIO_ClearPinsOutput (GPIO_Type * base, uint32_t mask) [inline], [static]

Deprecated Do not use this function. It has been superceded by GPIO_PortClear.

11.6.8 static void GPIO_PortToggle (GPIO_Type * base, uint32_t mask) [inline], [static]

Parameters

base	GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.)	
mask GPIO pin number macro		

11.6.9 static uint32_t GPIO_PinRead (GPIO_Type * base, uint32_t pin) [inline], [static]

Parameters

base	ge GPIO base pointer.	
pin GPIO port pin number.		

Return values

GPIO	port input value.

11.6.10 static uint32 t GPIO ReadPinInput (GPIO Type * base, uint32 t pin) [inline], [static]

Deprecated Do not use this function. It has been superceded by GPIO_PinRead.

Function Documentation

11.6.11 static uint8_t GPIO_PinReadPadStatus (GPIO_Type * base, uint32_t pin) [inline], [static]

base	GPIO base pointer.
pin GPIO port pin number.	

Return values

GPIO	pin pad status value.

11.6.12 static uint8_t GPIO_ReadPadStatus (GPIO_Type * base, uint32_t pin) [inline], [static]

Deprecated Do not use this function. It has been superceded by GPIO PinReadPadStatus.

11.6.13 void GPIO_PinSetInterruptConfig (GPIO_Type * base, uint32_t pin, gpio_interrupt_mode_t pinInterruptMode)

Parameters

base	GPIO base pointer.	
pin	GPIO port pin number.	
*	pointer to a gpio_interrupt_mode_t structure that contains the interrupt mode information.	

11.6.14 static void GPIO SetPinInterruptConfig (GPIO Type * base, uint32 t pin, gpio_interrupt_mode_t pinInterruptMode) [inline], [static]

Deprecated Do not use this function. It has been superceded by GPIO_PinSetInterruptConfig.

11.6.15 static void GPIO PortEnableInterrupts (GPIO Type * base, uint32 t mask) [inline], [static]

base	GPIO base pointer.
mask	GPIO pin number macro.

11.6.16 static void GPIO_EnableInterrupts (GPIO_Type * base, uint32_t mask) [inline], [static]

Parameters

base	GPIO base pointer.
mask	GPIO pin number macro.

11.6.17 static void GPIO PortDisableInterrupts (GPIO Type * base, uint32 t mask) [inline], [static]

Parameters

base	GPIO base pointer.
mask	GPIO pin number macro.

11.6.18 static void GPIO DisableInterrupts (GPIO Type * base, uint32 t mask) [inline], [static]

Deprecated Do not use this function. It has been superceded by GPIO_PortDisableInterrupts.

11.6.19 static uint32 t GPIO PortGetInterruptFlags (GPIO Type * base) [inline], [static]

Parameters

base	GPIO base pointer.

Return values

current	pin interrupt status flag.

11.6.20 static uint32_t GPIO_GetPinsInterruptFlags (GPIO_Type * base) [inline], [static]

Parameters

base	GPIO base pointer.
------	--------------------

Return values

current	pin interrupt status flag.

static void GPIO_PortClearInterruptFlags (GPIO_Type * base, uint32_t mask) [inline], [static]

Status flags are cleared by writing a 1 to the corresponding bit position.

Parameters

base	GPIO base pointer.
mask	GPIO pin number macro.

11.6.22 static void GPIO_ClearPinsInterruptFlags (GPIO_Type * base, uint32_t mask) [inline], [static]

Status flags are cleared by writing a 1 to the corresponding bit position.

Parameters

Function Documentation

base	GPIO base pointer.
mask	GPIO pin number macro.

Chapter 12

I2C: Inter-Integrated Circuit Driver

12.1 Overview

Modules

- I2C CMSIS DriverI2C DriverI2C FreeRTOS Driver

12.2 I2C Driver

12.2.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Inter-Integrated Circuit (I2C) module of MC-UXpresso SDK devices.

The I2C driver includes functional APIs and transactional APIs.

Functional APIs target the low-level APIs. Functional APIs can be used for the I2C master/slave initialization/configuration/operation for optimization/customization purpose. Using the functional APIs requires knowing the I2C master peripheral and how to organize functional APIs to meet the application requirements. The I2C functional operation groups provide the functional APIs set.

Transactional APIs target the high-level APIs. The transactional APIs can be used to enable the peripheral quickly and also in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code using the functional APIs or accessing the hardware registers.

Transactional APIs support asynchronous transfer. This means that the functions I2C_MasterTransfer-NonBlocking() set up the interrupt non-blocking transfer. When the transfer completes, the upper layer is notified through a callback function with the status.

12.2.2 Typical use case

12.2.2.1 Master Operation in functional method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/i2c

12.2.2.2 Master Operation in interrupt transactional method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/i2c

12.2.2.3 Slave Operation in functional method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/i2c

12.2.2.4 Slave Operation in interrupt transactional method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/i2c

Data Structures

• struct i2c master config t

```
    I2C master user configuration. More...
    struct i2c_master_transfer_t
        I2C master transfer structure. More...
    struct i2c_master_handle_t
        I2C master handle structure. More...
    struct i2c_slave_config_t
        I2C slave user configuration. More...
    struct i2c_slave_transfer_t
        I2C slave transfer structure. More...
    struct i2c_slave_handle_t
        I2C slave handle structure. More...
```

Macros

 #define I2C_RETRY_TIMES 0U /* Define to zero means keep waiting until the flag is assert/deassert. */
Retry times for waiting flag.

Typedefs

- typedef void(* i2c_master_transfer_callback_t)(I2C_Type *base, i2c_master_handle_t *handle, status_t status, void *userData)

 I2C master transfer callback typedef.
- typedef void(* i2c_slave_transfer_callback_t)(I2C_Type *base, i2c_slave_transfer_t *xfer, void *userData)

I2C slave transfer callback typedef.

Enumerations

```
    enum {

 kStatus_I2C_Busy = MAKE_STATUS(kStatusGroup_I2C, 0),
 kStatus I2C Idle = MAKE STATUS(kStatusGroup I2C, 1),
 kStatus_I2C_Nak = MAKE_STATUS(kStatusGroup_I2C, 2),
 kStatus I2C ArbitrationLost = MAKE STATUS(kStatusGroup I2C, 3),
 kStatus I2C Timeout = MAKE STATUS(kStatusGroup I2C, 4),
 kStatus_I2C_Addr_Nak = MAKE_STATUS(kStatusGroup_I2C, 5) }
    I2C status return codes.
enum _i2c_flags {
 kI2C_ReceiveNakFlag = I2C_I2SR_RXAK_MASK,
 kI2C_IntPendingFlag = I2C_I2SR_IIF_MASK,
 kI2C_TransferDirectionFlag = I2C_I2SR_SRW_MASK,
 kI2C_ArbitrationLostFlag = I2C_I2SR_IAL_MASK,
 kI2C_BusBusyFlag = I2C_I2SR_IBB_MASK,
 kI2C_AddressMatchFlag = I2C_I2SR_IAAS_MASK,
 kI2C_TransferCompleteFlag = I2C_I2SR_ICF_MASK }
```

```
I2C peripheral flags.
   • enum i2c interrupt enable { kI2C GlobalInterruptEnable = I2C I2CR IIEN MASK }
        I2C feature interrupt source.
   enum i2c_direction_t {
     kI2C Write = 0x0U,
     kI2C Read = 0x1U }
        The direction of master and slave transfers.
   enum _i2c_master_transfer_flags {
     kI2C_TransferDefaultFlag = 0x0U,
     kI2C TransferNoStartFlag = 0x1U,
     kI2C_TransferRepeatedStartFlag = 0x2U,
     kI2C TransferNoStopFlag = 0x4U }
        I2C transfer control flag.
   enum i2c_slave_transfer_event_t {
     kI2C SlaveAddressMatchEvent = 0x01U,
     kI2C_SlaveTransmitEvent = 0x02U,
     kI2C_SlaveReceiveEvent = 0x04U,
     kI2C SlaveTransmitAckEvent = 0x08U,
     kI2C_SlaveCompletionEvent = 0x20U,
     kI2C SlaveAllEvents }
        Set of events sent to the callback for nonblocking slave transfers.
Driver version
```

• #define FSL I2C DRIVER VERSION (MAKE VERSION(2, 0, 7)) I2C driver version.

Initialization and deinitialization

```
• void I2C_MasterInit (I2C_Type *base, const i2c_master_config_t *masterConfig, uint32_t src-
  Clock Hz)
```

Initializes the I2C peripheral.

• void I2C_MasterDeinit (I2C_Type *base)

De-initializes the I2C master peripheral.

void I2C MasterGetDefaultConfig (i2c master config t *masterConfig)

Sets the I2C master configuration structure to default values.

• void I2C_SlaveInit (I2C_Type *base, const i2c_slave_config_t *slaveConfig)

Initializes the I2C peripheral.

• void I2C_SlaveDeinit (I2C_Type *base)

De-initializes the I2C slave peripheral.

void I2C SlaveGetDefaultConfig (i2c slave config t *slaveConfig)

Sets the I2C slave configuration structure to default values.

• static void I2C_Enable (I2C_Type *base, bool enable)

Enables or disables the I2C peripheral operation.

Status

• static uint32_t I2C_MasterGetStatusFlags (I2C_Type *base)

Gets the I2C status flags.

- static void I2C_MasterClearStatusFlags (I2C_Type *base, uint32_t statusMask) Clears the I2C status flag state.
- static uint32_t I2C_SlaveGetStatusFlags (I2C_Type *base)

Gets the I2C status flags.

• static void I2C_SlaveClearStatusFlags (I2C_Type *base, uint32_t statusMask) Clears the I2C status flag state.

Interrupts

• void I2C_EnableInterrupts (I2C_Type *base, uint32_t mask)

Enables I2C interrupt requests.

• void I2C_DisableInterrupts (I2C_Type *base, uint32_t mask)

Disables I2C interrupt requests.

Bus Operations

- void I2C_MasterSetBaudRate (I2C_Type *base, uint32_t baudRate_Bps, uint32_t srcClock_Hz) Sets the I2C master transfer baud rate.
- status_t I2C_MasterStart (I2C_Type *base, uint8_t address, i2c_direction_t direction) Sends a START on the I2C bus.
- status_t I2C_MasterStop (I2C_Type *base)

Sends a STOP signal on the I2C bus.

- status_t I2C_MasterRepeatedStart (I2C_Type *base, uint8_t address, i2c_direction_t direction)

 Sends a REPEATED START on the I2C bus.
- status_t I2C_MasterWriteBlocking (I2C_Type *base, const uint8_t *txBuff, size_t txSize, uint32_t flags)

Performs a polling send transaction on the I2C bus.

- status_t I2C_MasterReadBlocking (I2C_Type *base, uint8_t *rxBuff, size_t rxSize, uint32_t flags)

 Performs a polling receive transaction on the I2C bus.
- status_t I2C_SlaveWriteBlocking (I2C_Type *base, const uint8_t *txBuff, size_t txSize)

 Performs a polling send transaction on the I2C bus.
- status_t I2C_SlaveReadBlocking (I2C_Type *base, uint8_t *rxBuff, size_t rxSize)

Performs a polling receive transaction on the I2C bus.

• status_t I2C_MasterTransferBlocking (I2C_Type *base, i2c_master_transfer_t *xfer)

Performs a master polling transfer on the I2C bus.

Transactional

- void I2C_MasterTransferCreateHandle (I2C_Type *base, i2c_master_handle_t *handle, i2c_master_transfer_callback_t callback, void *userData)
 - *Initializes the I2C handle which is used in transactional functions.*
- status_t I2C_MasterTransferNonBlocking (I2C_Type *base, i2c_master_handle_t *handle, i2c_master_transfer_t *xfer)

Performs a master interrupt non-blocking transfer on the I2C bus.

status_t I2C_MasterTransferGetCount (I2C_Type *base, i2c_master_handle_t *handle, size_t *count)

Gets the master transfer status during a interrupt non-blocking transfer.

• status_t I2C_MasterTransferAbort (I2C_Type *base, i2c_master_handle_t *handle)

Aborts an interrupt non-blocking transfer early.

• void I2C_MasterTransferHandleIRQ (I2C_Type *base, void *i2cHandle)

Master interrupt handler.

• void I2C_SlaveTransferCreateHandle (I2C_Type *base, i2c_slave_handle_t *handle, i2c_slave_transfer_callback_t callback, void *userData)

Initializes the I2C handle which is used in transactional functions.

• status_t I2C_SlaveTransferNonBlocking (I2C_Type *base, i2c_slave_handle_t *handle, uint32_t eventMask)

Starts accepting slave transfers.

• void I2C_SlaveTransferAbort (I2C_Type *base, i2c_slave_handle_t *handle)

Aborts the slave transfer.

- status_t I2C_SlaveTransferGetCount (I2C_Type *base, i2c_slave_handle_t *handle, size_t *count) Gets the slave transfer remaining bytes during a interrupt non-blocking transfer.
- void I2C_SlaveTransferHandleIRQ (I2C_Type *base, void *i2cHandle) Slave interrupt handler.

12.2.3 Data Structure Documentation

12.2.3.1 struct i2c master config t

Data Fields

- bool enableMaster
 - *Enables the I2C peripheral at initialization time.*
- uint32 t baudRate Bps

Baud rate configuration of I2C peripheral.

Field Documentation

- (1) bool i2c master config t::enableMaster
- (2) uint32_t i2c_master_config_t::baudRate_Bps

12.2.3.2 struct i2c master transfer t

Data Fields

- uint32 t flags
 - A transfer flag which controls the transfer.
- uint8 t slaveAddress
 - 7-bit slave address.
- i2c_direction_t direction

A transfer direction, read or write.

• uint32_t subaddress

A sub address.

• uint8 t subaddressSize

A size of the command buffer.

• uint8_t *volatile data

A transfer buffer.

• volatile size t dataSize

A transfer size.

Field Documentation

- (1) uint32_t i2c_master_transfer_t::flags
- (2) uint8_t i2c_master_transfer_t::slaveAddress
- (3) i2c_direction_t i2c_master_transfer_t::direction
- (4) uint32 t i2c master transfer t::subaddress

Transferred MSB first.

- (5) uint8_t i2c_master_transfer_t::subaddressSize
- (6) uint8_t* volatile i2c_master_transfer_t::data
- (7) volatile size_t i2c_master_transfer_t::dataSize

12.2.3.3 struct _i2c _master_handle

I2C master handle typedef.

Data Fields

- i2c_master_transfer_t transfer
 - I2C master transfer copy.
- size_t transferSize

Total bytes to be transferred.

• uint8_t state

A transfer state maintained during transfer.

- i2c_master_transfer_callback_t completionCallback
 - A callback function called when the transfer is finished.
- void * userData

A callback parameter passed to the callback function.

205

Field Documentation

- (1) i2c_master_transfer_t i2c_master_handle_t::transfer
- (2) size t i2c master handle t::transferSize
- (3) uint8_t i2c_master_handle_t::state
- (4) i2c_master_transfer_callback_t i2c_master_handle_t::completionCallback
- (5) void* i2c_master_handle_t::userData

12.2.3.4 struct i2c_slave_config_t

Data Fields

• bool enableSlave

Enables the I2C peripheral at initialization time.

• uint16 t slaveAddress

A slave address configuration.

Field Documentation

- (1) bool i2c slave config t::enableSlave
- (2) uint16_t i2c_slave_config_t::slaveAddress

12.2.3.5 struct i2c_slave_transfer_t

Data Fields

• i2c slave transfer event t event

A reason that the callback is invoked.

• uint8 t *volatile data

A transfer buffer.

volatile size_t dataSize

A transfer size.

• status_t completionStatus

Success or error code describing how the transfer completed.

• size_t transferredCount

A number of bytes actually transferred since the start or since the last repeated start.

Field Documentation

- (1) i2c_slave_transfer_event_t i2c_slave_transfer_t::event
- (2) uint8 t* volatile i2c slave transfer t::data
- (3) volatile size_t i2c_slave_transfer_t::dataSize
- (4) status_t i2c_slave_transfer_t::completionStatus

Only applies for kI2C_SlaveCompletionEvent.

(5) size_t i2c_slave_transfer_t::transferredCount

12.2.3.6 struct i2c slave handle

I2C slave handle typedef.

Data Fields

• volatile uint8_t state

A transfer state maintained during transfer.

• i2c_slave_transfer_t transfer

I2C slave transfer copy.

• uint32_t eventMask

A mask of enabled events.

• i2c_slave_transfer_callback_t callback

A callback function called at the transfer event.

void * userData

A callback parameter passed to the callback.

Field Documentation

- (1) volatile uint8_t i2c_slave_handle_t::state
- (2) i2c_slave_transfer_t i2c_slave_handle_t::transfer
- (3) uint32_t i2c_slave_handle_t::eventMask
- (4) i2c_slave_transfer_callback_t i2c_slave_handle_t::callback
- (5) void* i2c_slave_handle_t::userData
- 12.2.4 Macro Definition Documentation
- 12.2.4.1 #define FSL_I2C_DRIVER_VERSION (MAKE_VERSION(2, 0, 7))
- 12.2.4.2 #define I2C_RETRY_TIMES 0U /* Define to zero means keep waiting until the flag is assert/deassert. */
- 12.2.5 Typedef Documentation
- 12.2.5.1 typedef void(* i2c_master_transfer_callback_t)(I2C_Type *base, i2c_master_handle_t *handle, status_t status, void *userData)
- 12.2.5.2 typedef void(* i2c_slave_transfer_callback_t)(l2C_Type *base, i2c_slave_transfer_t *xfer, void *userData)
- 12.2.6 Enumeration Type Documentation

12.2.6.1 anonymous enum

Enumerator

kStatus_I2C_Busy I2C is busy with current transfer.

kStatus_I2C_Idle Bus is Idle.

kStatus_12C_Nak NAK received during transfer.

kStatus_I2C_ArbitrationLost Arbitration lost during transfer.

kStatus 12C Timeout Timeout polling status flags.

kStatus_I2C_Addr_Nak NAK received during the address probe.

12.2.6.2 enum _i2c_flags

The following status register flags can be cleared:

• kI2C_ArbitrationLostFlag

• kI2C IntPendingFlag

Note

These enumerations are meant to be OR'd together to form a bit mask.

Enumerator

kI2C_ReceiveNakFlag I2C receive NAK flag.

kI2C_IntPendingFlag I2C interrupt pending flag.

kI2C_ArbitrationLostFlag I2C arbitration lost flag.

kI2C_BusBusyFlag I2C bus busy flag.

kI2C AddressMatchFlag I2C address match flag.

kI2C_TransferCompleteFlag I2C transfer complete flag.

12.2.6.3 enum _i2c_interrupt_enable

Enumerator

kI2C_GlobalInterruptEnable I2C global interrupt.

12.2.6.4 enum i2c_direction_t

Enumerator

kI2C Write Master transmits to the slave.

kI2C Read Master receives from the slave.

12.2.6.5 enum i2c master transfer flags

Enumerator

kI2C_TransferDefaultFlag A transfer starts with a start signal, stops with a stop signal.

kI2C_TransferNoStartFlag A transfer starts without a start signal, only support write only or write+read with no start flag, do not support read only with no start flag.

kI2C TransferRepeatedStartFlag A transfer starts with a repeated start signal.

kI2C_TransferNoStopFlag A transfer ends without a stop signal.

12.2.6.6 enum i2c_slave_transfer_event_t

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to I2C_SlaveTransferNonBlocking() to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

Note

These enumerations are meant to be OR'd together to form a bit mask of events.

Enumerator

kI2C_SlaveAddressMatchEvent Received the slave address after a start or repeated start.

kI2C_SlaveTransmitEvent A callback is requested to provide data to transmit (slave-transmitter role).

kI2C_SlaveReceiveEvent A callback is requested to provide a buffer in which to place received data (slave-receiver role).

kI2C_SlaveTransmitAckEvent A callback needs to either transmit an ACK or NACK.

kI2C SlaveCompletionEvent A stop was detected or finished transfer, completing the transfer.

kI2C_SlaveAllEvents A bit mask of all available events.

12.2.7 Function Documentation

12.2.7.1 void I2C_MasterInit (I2C_Type * base, const i2c_master_config_t * masterConfig, uint32 t srcClock_Hz)

Call this API to ungate the I2C clock and configure the I2C with master configuration.

Note

This API should be called at the beginning of the application. Otherwise, any operation to the I2C module can cause a hard fault because the clock is not enabled. The configuration structure can be custom filled or it can be set with default values by using the I2C_MasterGetDefaultConfig(). After calling this API, the master is ready to transfer. This is an example.

```
* i2c_master_config_t config = {
* .enableMaster = true,
* .baudRate_Bps = 100000
* };
* I2C_MasterInit(I2C0, &config, 12000000U);
*
```

base	I2C base pointer
masterConfig	A pointer to the master configuration structure
srcClock_Hz	I2C peripheral clock frequency in Hz

12.2.7.2 void I2C_MasterDeinit (I2C_Type * base)

Call this API to gate the I2C clock. The I2C master module can't work unless the I2C_MasterInit is called.

Parameters

```
base I2C base pointer
```

12.2.7.3 void I2C_MasterGetDefaultConfig (i2c_master_config_t * masterConfig)

The purpose of this API is to get the configuration structure initialized for use in the I2C_MasterInit(). Use the initialized structure unchanged in the I2C_MasterInit() or modify the structure before calling the I2C_MasterInit(). This is an example.

```
* i2c_master_config_t config;
* I2C_MasterGetDefaultConfig(&config);
```

Parameters

a a	
masterConfig	A pointer to the master configuration structure.
meister congre	Tipomici to the muster comiguration structure.

12.2.7.4 void I2C_SlaveInit (I2C_Type * base, const i2c_slave_config_t * slaveConfig_)

Call this API to ungate the I2C clock and initialize the I2C with the slave configuration.

Note

This API should be called at the beginning of the application. Otherwise, any operation to the I2C module can cause a hard fault because the clock is not enabled. The configuration structure can partly be set with default values by I2C_SlaveGetDefaultConfig() or it can be custom filled by the user. This is an example.

```
* i2c_slave_config_t config = {
* .enableSlave = true,
* .slaveAddress = 0x1DU,
* };
* I2C_SlaveInit(I2C0, &config);
* ...
```

base	I2C base pointer
slaveConfig	A pointer to the slave configuration structure

12.2.7.5 void I2C_SlaveDeinit (I2C_Type * base)

Calling this API gates the I2C clock. The I2C slave module can't work unless the I2C_SlaveInit is called to enable the clock.

Parameters

hasa	IC been pointer
vase	12C dase politici

12.2.7.6 void I2C_SlaveGetDefaultConfig (i2c_slave_config_t * slaveConfig)

The purpose of this API is to get the configuration structure initialized for use in the I2C_SlaveInit(). Modify fields of the structure before calling the I2C_SlaveInit(). This is an example.

```
* i2c_slave_config_t config;
* I2C_SlaveGetDefaultConfig(&config);
```

Parameters

slaveConfig	A pointer to the slave configuration structure.
-------------	---

12.2.7.7 static void I2C_Enable (I2C_Type * base, bool enable) [inline], [static]

Parameters

base	I2C base pointer
enable	Pass true to enable and false to disable the module.

12.2.7.8 static uint32_t I2C_MasterGetStatusFlags (I2C_Type * base) [inline], [static]

Returns

status flag, use status flag to AND _i2c_flags to get the related status.

12.2.7.9 static void I2C_MasterClearStatusFlags (I2C_Type * base, uint32_t statusMask) [inline], [static]

The following status register flags can be cleared kI2C_ArbitrationLostFlag and kI2C_IntPendingFlag.

Parameters

base	I2C base pointer
statusMask	The status flag mask, defined in type i2c_status_flag_t. The parameter can be any combination of the following values: • kI2C_ArbitrationLostFlag • kI2C_IntPendingFlag

static uint32_t I2C_SlaveGetStatusFlags (I2C_Type * base) [inline], 12.2.7.10 [static]

Parameters

Returns

status flag, use status flag to AND <u>i2c_flags</u> to get the related status.

12.2.7.11 static void I2C SlaveClearStatusFlags (I2C Type * base, uint32 t statusMask) [inline], [static]

The following status register flags can be cleared kI2C_ArbitrationLostFlag and kI2C_IntPendingFlag

base	I2C base pointer
statusMask	The status flag mask, defined in type i2c_status_flag_t. The parameter can be any combination of the following values: • kI2C_IntPendingFlagFlag

12.2.7.12 void I2C_EnableInterrupts (I2C_Type * base, uint32_t mask)

Parameters

base	I2C base pointer
mask	 interrupt source The parameter can be combination of the following source if defined: kI2C_GlobalInterruptEnable kI2C_StopDetectInterruptEnable/kI2C_StartDetectInterruptEnable kI2C_SdaTimeoutInterruptEnable

12.2.7.13 void I2C_DisableInterrupts (I2C_Type * base, uint32_t mask)

Parameters

base	I2C base pointer
mask	 interrupt source The parameter can be combination of the following source if defined: kI2C_GlobalInterruptEnable kI2C_StopDetectInterruptEnable/kI2C_StartDetectInterruptEnable kI2C_SdaTimeoutInterruptEnable

12.2.7.14 void I2C_MasterSetBaudRate (I2C_Type * base, uint32_t baudRate_Bps, uint32_t srcClock_Hz)

base	I2C base pointer
baudRate_Bps	the baud rate value in bps
srcClock_Hz	Source clock

12.2.7.15 status_t I2C_MasterStart (I2C_Type * base, uint8_t address, i2c_direction_t direction)

This function is used to initiate a new master mode transfer by sending the START signal. The slave address is sent following the I2C START signal.

Parameters

base	I2C peripheral base pointer
address	7-bit slave device address.
direction	Master transfer directions(transmit/receive).

Return values

kStatus_Success	Successfully send the start signal.
kStatus_I2C_Busy	Current bus is busy.

12.2.7.16 status_t I2C_MasterStop (I2C_Type * base)

Return values

kStatus_Success	Successfully send the stop signal.
kStatus_I2C_Timeout	Send stop signal failed, timeout.

12.2.7.17 status_t I2C_MasterRepeatedStart (I2C_Type * base, uint8_t address, i2c_direction_t direction)

Parameters

base	I2C peripheral base pointer

address	7-bit slave device address.
direction	Master transfer directions(transmit/receive).

Return values

kStatus_Success	Successfully send the start signal.
kStatus_I2C_Busy	Current bus is busy but not occupied by current I2C master.

12.2.7.18 status_t I2C_MasterWriteBlocking (I2C_Type * base, const uint8_t * txBuff, size_t txSize, uint32_t flags)

Parameters

base	The I2C peripheral base pointer.
txBuff	The pointer to the data to be transferred.
txSize	The length in bytes of the data to be transferred.
flags	Transfer control flag to decide whether need to send a stop, use kI2C_Transfer-DefaultFlag to issue a stop and kI2C_TransferNoStop to not send a stop.

Return values

kStatus_Success	Successfully complete the data transmission.
kStatus_I2C_Arbitration-	Transfer error, arbitration lost.
Lost	
kStataus_I2C_Nak	Transfer error, receive NAK during transfer.

12.2.7.19 status_t I2C_MasterReadBlocking (I2C_Type * base, uint8_t * rxBuff, size_t rxSize, uint32_t flags)

Note

The I2C_MasterReadBlocking function stops the bus before reading the final byte. Without stopping the bus prior for the final read, the bus issues another read, resulting in garbage data being read into the data register.

base	I2C peripheral base pointer.
rxBuff	The pointer to the data to store the received data.
rxSize	The length in bytes of the data to be received.
flags	Transfer control flag to decide whether need to send a stop, use kI2C_Transfer-DefaultFlag to issue a stop and kI2C_TransferNoStop to not send a stop.

Return values

kStatus_Success	Successfully complete the data transmission.
kStatus_I2C_Timeout	Send stop signal failed, timeout.

12.2.7.20 status_t I2C_SlaveWriteBlocking (I2C_Type * base, const uint8_t * txBuff, size_t txSize)

Parameters

base	The I2C peripheral base pointer.
txBuff	The pointer to the data to be transferred.
txSize	The length in bytes of the data to be transferred.

Return values

kStatus_Success	Successfully complete the data transmission.
kStatus_I2C_Arbitration-	Transfer error, arbitration lost.
Lost	
kStataus_I2C_Nak	Transfer error, receive NAK during transfer.

12.2.7.21 status_t I2C_SlaveReadBlocking (I2C_Type * base, uint8_t * rxBuff, size_t rxSize)

base	I2C peripheral base pointer.
rxBuff	The pointer to the data to store the received data.
rxSize	The length in bytes of the data to be received.

12.2.7.22 status_t I2C_MasterTransferBlocking (I2C_Type * base, i2c_master_transfer_t * xfer)

Note

The API does not return until the transfer succeeds or fails due to arbitration lost or receiving a NAK.

Parameters

base	I2C peripheral base address.
xfer	Pointer to the transfer structure.

Return values

kStatus_Success	Successfully complete the data transmission.
kStatus_I2C_Busy	Previous transmission still not finished.
kStatus_I2C_Timeout	Transfer error, wait signal timeout.
kStatus_I2C_Arbitration-	Transfer error, arbitration lost.
Lost	
kStataus_I2C_Nak	Transfer error, receive NAK during transfer.

12.2.7.23 void I2C_MasterTransferCreateHandle (I2C_Type * base, i2c_master_handle_t * handle, i2c_master_transfer_callback_t callback, void * userData)

Parameters

base	I2C base pointer.
handle	pointer to i2c_master_handle_t structure to store the transfer state.
callback	pointer to user callback function.

userData	user parameter passed to the callback function.

12.2.7.24 status_t I2C MasterTransferNonBlocking (I2C Type * base, i2c_master_handle_t * handle, i2c_master_transfer_t * xfer)

Note

Calling the API returns immediately after transfer initiates. The user needs to call I2C_MasterGet-TransferCount to poll the transfer status to check whether the transfer is finished. If the return status is not kStatus_I2C_Busy, the transfer is finished.

Parameters

base	I2C base pointer.
handle	pointer to i2c_master_handle_t structure which stores the transfer state.
xfer	pointer to i2c_master_transfer_t structure.

Return values

kStatus_Success	Successfully start the data transmission.
kStatus_I2C_Busy	Previous transmission still not finished.
kStatus_I2C_Timeout	Transfer error, wait signal timeout.

12.2.7.25 status_t I2C_MasterTransferGetCount (I2C_Type * base, i2c_master_handle_t * handle, size_t * count)

Parameters

base	I2C base pointer.
handle	pointer to i2c_master_handle_t structure which stores the transfer state.
count	Number of bytes transferred so far by the non-blocking transaction.

Return values

kStatus_InvalidArgument	count is Invalid.
kStatus_Success	Successfully return the count.

12.2.7.26 status_t I2C_MasterTransferAbort (I2C_Type * base, i2c_master_handle_t * handle)

Note

This API can be called at any time when an interrupt non-blocking transfer initiates to abort the transfer early.

Parameters

base	I2C base pointer.
handle	pointer to i2c_master_handle_t structure which stores the transfer state

Return values

kStatus_I2C_Timeout	Timeout during polling flag.
kStatus_Success	Successfully abort the transfer.

12.2.7.27 void I2C_MasterTransferHandleIRQ (I2C_Type * base, void * i2cHandle)

Parameters

base	I2C base pointer.
i2cHandle	pointer to i2c_master_handle_t structure.

12.2.7.28 void I2C_SlaveTransferCreateHandle (I2C_Type * base, i2c_slave_handle_t * handle, i2c_slave_transfer_callback_t callback, void * userData)

Parameters

base	I2C base pointer.

handle	pointer to i2c_slave_handle_t structure to store the transfer state.
callback	pointer to user callback function.
userData	user parameter passed to the callback function.

12.2.7.29 status_t I2C_SlaveTransferNonBlocking (I2C_Type * base, i2c_slave_handle_t * handle, uint32 t eventMask)

Call this API after calling the I2C_SlaveInit() and I2C_SlaveTransferCreateHandle() to start processing transactions driven by an I2C master. The slave monitors the I2C bus and passes events to the callback that was passed into the call to I2C_SlaveTransferCreateHandle(). The callback is always invoked from the interrupt context.

The set of events received by the callback is customizable. To do so, set the eventMask parameter to the OR'd combination of i2c_slave_transfer_event_t enumerators for the events you wish to receive. The k-I2C_SlaveTransmitEvent and kLPI2C_SlaveReceiveEvent events are always enabled and do not need to be included in the mask. Alternatively, pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the kI2C SlaveAllEvents constant is provided as a convenient way to enable all events.

Parameters

base	The I2C peripheral base address.
handle	Pointer to i2c_slave_handle_t structure which stores the transfer state.
eventMask	Bit mask formed by OR'ing together i2c_slave_transfer_event_t enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and kI2C_SlaveAllEvents to enable all events.

Return values

kStatus_Success	Slave transfers were successfully started.
kStatus_I2C_Busy	Slave transfers have already been started on this handle.

12.2.7.30 void I2C_SlaveTransferAbort (I2C_Type * base, i2c_slave_handle_t * handle)

Note

This API can be called at any time to stop slave for handling the bus events.

base	I2C base pointer.
handle	pointer to i2c_slave_handle_t structure which stores the transfer state.

12.2.7.31 status_t I2C_SlaveTransferGetCount (I2C_Type * base, i2c_slave_handle_t * handle, size_t * count)

Parameters

base	I2C base pointer.
handle	pointer to i2c_slave_handle_t structure.
count	Number of bytes transferred so far by the non-blocking transaction.

Return values

kStatus_InvalidArgument	count is Invalid.
kStatus_Success	Successfully return the count.

12.2.7.32 void I2C_SlaveTransferHandleIRQ (I2C_Type * base, void * i2cHandle)

Parameters

base	I2C base pointer.
i2cHandle	pointer to i2c_slave_handle_t structure which stores the transfer state

12.3 **I2C FreeRTOS Driver**

12.3.1 Overview

Driver version

• #define FSL 12C FREERTOS DRIVER VERSION (MAKE VERSION(2, 0, 7)) I2C FreeRTOS driver version.

I2C RTOS Operation

- status_t I2C_RTOS_Init (i2c_rtos_handle_t *handle, I2C_Type *base, const i2c_master_config_t *masterConfig, uint32 t srcClock Hz) Initializes I2C.
- status_t I2C_RTOS_Deinit (i2c_rtos_handle_t *handle) Deinitializes the I2C.
- status_t I2C_RTOS_Transfer (i2c_rtos_handle_t *handle, i2c_master_transfer_t *transfer) Performs the I2C transfer.

12.3.2 Macro Definition Documentation

12.3.2.1 #define FSL I2C FREERTOS DRIVER VERSION (MAKE_VERSION(2, 0, 7))

12.3.3 Function Documentation

12.3.3.1 status_t I2C_RTOS_Init (i2c_rtos_handle_t * handle, I2C_Type * base, const i2c master config t * masterConfig, uint32 t srcClock Hz)

This function initializes the I2C module and the related RTOS context.

Parameters

handle	The RTOS I2C handle, the pointer to an allocated space for RTOS context.
base	The pointer base address of the I2C instance to initialize.
masterConfig	The configuration structure to set-up I2C in master mode.
srcClock_Hz	The frequency of an input clock of the I2C module.

Returns

status of the operation.

12.3.3.2 status_t I2C_RTOS_Deinit (i2c_rtos_handle_t * handle)

This function deinitializes the I2C module and the related RTOS context.

handle	The RTOS I2C handle.
--------	----------------------

12.3.3.3 status_t I2C_RTOS_Transfer (i2c_rtos_handle_t * handle, i2c_master_transfer_t * transfer)

This function performs the I2C transfer according to the data given in the transfer structure.

Parameters

handle	The RTOS I2C handle.
transfer	A structure specifying the transfer parameters.

Returns

status of the operation.

12.4 I2C CMSIS Driver

This section describes the programming interface of the I2C Cortex Microcontroller Software Interface Standard (CMSIS) driver. This driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage methord see http://www.keil.-com/pack/doc/cmsis/Driver/html/index.html.

The I2C CMSIS driver includes transactional APIs.

Transactional APIs are transaction target high-level APIs. The transactional APIs can be used to enable the peripheral quickly and also in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code accessing the hardware registers.

12.4.1 I2C CMSIS Driver

12.4.1.1 Master Operation in interrupt transactional method

12.4.1.2 Slave Operation in interrupt transactional method

```
void I2C_SlaveSignalEvent_t(uint32_t event)
{
    /* Transfer done */
    if (event == ARM_I2C_EVENT_TRANSFER_DONE)
     {
        g_SlaveCompletionFlag = true;
    }
}
/*Init I2C1*/
Driver_I2C1.Initialize(I2C_SlaveSignalEvent_t);
```

```
Driver_I2C1.PowerControl(ARM_POWER_FULL);
/*config slave addr*/
Driver_I2C1.Control(ARM_I2C_OWN_ADDRESS, I2C_MASTER_SLAVE_ADDR);
/*start transfer*/
Driver_I2C1.SlaveReceive(g_slave_buff, I2C_DATA_LENGTH);
/\star~ Wait for transfer completed. \star/
while (!g_SlaveCompletionFlag)
g_SlaveCompletionFlag = false;
```

Chapter 13

PWM: Pulse Width Modulation Driver

13.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Pulse Width Modulation (PWM) module of MCUXpresso SDK devices.

13.2 PWM Driver

13.2.1 Initialization and deinitialization

The function PWM_Init() initializes the PWM with a specified configurations. The function PWM_Get-DefaultConfig() gets the default configurations. The initialization function configures the PWM for the requested register update mode for registers with buffers.

The function PWM Deinit() disables the PWM counter and turns off the module clock.

13.3 Typical use case

13.3.1 PWM output

Output PWM signal on PWM3 module with different dutycycles. Periodically update the PWM signal duty cycle. Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/pwm

Enumerations

```
    enum pwm_clock_source_t {
        kPWM_PeripheralClock = 1U,
        kPWM_HighFrequencyClock,
        kPWM_LowFrequencyClock }
        PWM clock source select.
    enum pwm_fifo_water_mark_t {
        kPWM_FIFOWaterMark_1 = 0U,
        kPWM_FIFOWaterMark_2,
        kPWM_FIFOWaterMark_3,
        kPWM_FIFOWaterMark_4 }
        PWM FIFO water mark select.
    enum pwm_byte_data_swap_t {
        kPWM_ByteNoSwap = 0U,
        kPWM_ByteSwap }
        PWM byte data swap select.
```

```
• enum pwm half word data swap t {
 kPWM_HalfWordNoSwap = 0U,
 kPWM HalfWordSwap }
    PWM half-word data swap select.
enum pwm_output_configuration_t {
  kPWM SetAtRolloverAndClearAtcomparison = 0U,
 kPWM_ClearAtRolloverAndSetAtcomparison,
 kPWM_NoConfigure }
    PWM Output Configuration.
enum pwm_sample_repeat_t {
 kPWM_EachSampleOnce = 0u,
 kPWM_EachSampletwice,
 kPWM_EachSampleFourTimes,
 kPWM EachSampleEightTimes }
    PWM FIFO sample repeat It determines the number of times each sample from the FIFO is to be used.
enum pwm_interrupt_enable_t {
  kPWM_FIFOEmptyInterruptEnable = (1U << 0),
 kPWM_RolloverInterruptEnable = (1U << 1),
 kPWM CompareInterruptEnable = (1U << 2)
    List of PWM interrupt options.
enum pwm_status_flags_t {
 kPWM_FIFOEmptyFlag = (1U << 3),
 kPWM RolloverFlag = (1U << 4),
 kPWM_CompareFlag = (1U << 5),
 kPWM_FIFOWriteErrorFlag }
    List of PWM status flags.
enum pwm_fifo_available_t {
  kPWM NoDataInFIFOFlag = 0U,
 kPWM OneWordInFIFOFlag.
 kPWM_TwoWordsInFIFOFlag,
 kPWM ThreeWordsInFIFOFlag,
 kPWM FourWordsInFIFOFlag }
    List of PWM FIFO available.
```

Functions

```
    static void PWM_SoftwareReset (PWM_Type *base)
        Sofrware reset.
    static void PWM_SetPeriodValue (PWM_Type *base, uint32_t value)
        Sets the PWM period value.
    static uint32_t PWM_GetPeriodValue (PWM_Type *base)
        Gets the PWM period value.
```

• static uint32_t PWM_GetCounterValue (PWM_Type *base) Gets the PWM counter value.

Driver version

• #define FSL_PWM_DRIVER_VERSION (MAKE_VERSION(2, 0, 0))

Version 2.0.0.

Initialization and deinitialization

- status t PWM Init (PWM Type *base, const pwm config t *config) Ungates the PWM clock and configures the peripheral for basic operation.
- void PWM_Deinit (PWM_Type *base)

Gate the PWM submodule clock.

void PWM_GetDefaultConfig (pwm_config_t *config)

Fill in the PWM config struct with the default settings.

PWM start and stop.

- static void PWM_StartTimer (PWM_Type *base)
- Starts the PWM counter when the PWM is enabled.
- static void PWM_StopTimer (PWM_Type *base) Stops the PWM counter when the pwm is disabled.

Interrupt Interface

- static void PWM_EnableInterrupts (PWM_Type *base, uint32_t mask) Enables the selected PWM interrupts.
- static void PWM_DisableInterrupts (PWM_Type *base, uint32_t mask) Disables the selected PWM interrupts.
- static uint32 t PWM GetEnabledInterrupts (PWM Type *base) Gets the enabled PWM interrupts.

Status Interface

- static uint32 t PWM GetStatusFlags (PWM Type *base) Gets the PWM status flags.
- static void PWM clearStatusFlags (PWM Type *base, uint32 t mask) Clears the PWM status flags.
- static uint32_t PWM_GetFIFOAvailable (PWM_Type *base) Gets the PWM FIFO available.

Sample Interface

- static void PWM_SetSampleValue (PWM_Type *base, uint32_t value) Sets the PWM sample value.
- static uint32 t PWM GetSampleValue (PWM Type *base) Gets the PWM sample value.

13.4 **Enumeration Type Documentation**

13.4.1 enum pwm_clock_source_t

Enumerator

kPWM_PeripheralClock The Peripheral clock is used as the clock.

Enumeration Type Documentation

kPWM_HighFrequencyClock High-frequency reference clock is used as the clock. *kPWM_LowFrequencyClock* Low-frequency reference clock(32KHz) is used as the clock.

13.4.2 enum pwm_fifo_water_mark_t

Sets the data level at which the FIFO empty flag will be set

Enumerator

kPWM_FIFOWaterMark_1 FIFO empty flag is set when there are more than or equal to 1 empty slots.

kPWM_FIFOWaterMark_2 FIFO empty flag is set when there are more than or equal to 2 empty slots

kPWM_FIFOWaterMark_3 FIFO empty flag is set when there are more than or equal to 3 empty slots.

kPWM_FIFOWaterMark_4 FIFO empty flag is set when there are more than or equal to 4 empty slots.

13.4.3 enum pwm_byte_data_swap_t

It determines the byte ordering of the 16-bit data when it goes into the FIFO from the sample register.

Enumerator

kPWM_ByteNoSwap byte ordering remains the same kPWM ByteSwap byte ordering is reversed

13.4.4 enum pwm_half_word_data_swap_t

Enumerator

kPWM_HalfWordNoSwap Half word swapping does not take place. *kPWM_HalfWordSwap* Half word from write data bus are swapped.

13.4.5 enum pwm_output_configuration_t

Enumerator

kPWM_SetAtRolloverAndClearAtcomparison Output pin is set at rollover and cleared at comparison.

Enumeration Type Documentation

kPWM ClearAtRolloverAndSetAtcomparison Output pin is cleared at rollover and set at comparison.

kPWM_NoConfigure PWM output is disconnected.

13.4.6 enum pwm_sample_repeat_t

Enumerator

kPWM_EachSampleOnce Use each sample once.

kPWM_EachSampletwice Use each sample twice.

kPWM Each Sample Four Times Use each sample four times.

kPWM_EachSampleEightTimes Use each sample eight times.

13.4.7 enum pwm_interrupt_enable_t

Enumerator

kPWM_FIFOEmptyInterruptEnable This bit controls the generation of the FIFO Empty interrupt.

kPWM_RolloverInterruptEnable This bit controls the generation of the Rollover interrupt. **kPWM_CompareInterruptEnable** This bit controls the generation of the Compare interrupt.

13.4.8 enum pwm status flags t

Enumerator

kPWM_FIFOEmptyFlag This bit indicates the FIFO data level in comparison to the water level set by FWM field in the control register.

kPWM_RolloverFlag This bit shows that a roll-over event has occurred.

kPWM CompareFlag This bit shows that a compare event has occurred.

kPWM_FIFOWriteErrorFlag This bit shows that an attempt has been made to write FIFO when it is full.

13.4.9 enum pwm_fifo_available_t

Enumerator

kPWM NoDataInFIFOFlag No data available.

kPWM_OneWordInFIFOFlag 1 word of data in FIFO

kPWM_TwoWordsInFIFOFlag 2 word of data in FIFO

kPWM_ThreeWordsInFIFOFlag 3 word of data in FIFO

kPWM FourWordsInFIFOFlag 4 word of data in FIFO

13.5 **Function Documentation**

status_t PWM_Init (PWM_Type * base, const pwm_config_t * config_)

Note

This API should be called at the beginning of the application using the PWM driver.

Parameters

base	PWM peripheral base address
config	Pointer to user's PWM config structure.

Returns

kStatus Success means success; else failed.

13.5.2 void PWM Deinit (PWM Type * base)

Parameters

base	PWM peripheral base address
------	-----------------------------

13.5.3 void PWM GetDefaultConfig (pwm config t * config)

The default values are:

```
config->enableStopMode = false;
config->enableDozeMode = false;
config->enableWaitMode = false;
config->enableDozeMode = false;
config->clockSource = kPWM_LowFrequencyClock;
config->prescale = 0U;
config->outputConfig = kPWM_SetAtRolloverAndClearAtcomparison;
config->fifoWater = kPWM_FIFOWaterMark_2;
config->sampleRepeat = kPWM_EachSampleOnce;
config->byteSwap = kPWM_ByteNoSwap;
config->halfWordSwap = kPWM_HalfWordNoSwap;
```

config Pointer to user's PWM config structure.

13.5.4 static void PWM StartTimer (PWM Type * base) [inline], [static]

When the PWM is enabled, it begins a new period, the output pin is set to start a new period while the prescaler and counter are released and counting begins.

Parameters

base	PWM peripheral base address
------	-----------------------------

13.5.5 static void PWM StopTimer (PWM Type * base) [inline], [static]

Parameters

base	PWM peripheral base address
Dase	1 WW peripheral base address

13.5.6 static void PWM SoftwareReset (PWM Type * base) [inline], [static]

PWM is reset when this bit is set to 1. It is a self clearing bit. Setting this bit resets all the registers to their reset values except for the STOPEN, DOZEN, WAITEN, and DBGEN bits in this control register.

Parameters

PWM peripheral base address base

13.5.7 static void PWM EnableInterrupts (PWM Type * base, uint32 t mask) [inline], [static]

Parameters

Function Documentation

base	PWM peripheral base address
mask	The interrupts to enable. This is a logical OR of members of the enumeration pwm
	interrupt_enable_t

13.5.8 static void PWM_DisableInterrupts (PWM_Type * base, uint32_t mask) [inline], [static]

Parameters

base	PWM peripheral base address
mask	The interrupts to disable. This is a logical OR of members of the enumeration pwm_interrupt_enable_t
	interrupt_enable_t

static uint32_t PWM_GetEnabledInterrupts (PWM_Type * base) 13.5.9 [inline], [static]

Parameters

base	PWM peripheral base address
------	-----------------------------

Returns

The enabled interrupts. This is the logical OR of members of the enumeration pwm_interrupt_enable t

13.5.10 static uint32 t PWM GetStatusFlags (PWM Type * base) [inline], [static]

Parameters

base	PWM peripheral base address
------	-----------------------------

Returns

The status flags. This is the logical OR of members of the enumeration pwm_status_flags_t

Function Documentation

13.5.11 static void PWM_clearStatusFlags (PWM_Type * base, uint32_t mask) [inline], [static]

base	PWM peripheral base address
mask	The status flags to clear. This is a logical OR of members of the enumeration pwm
	status_flags_t

13.5.12 static uint32_t PWM_GetFIFOAvailable (PWM_Type * base) [inline], [static]

Parameters

base	PWM peripheral base address
------	-----------------------------

Returns

The status flags. This is the logical OR of members of the enumeration pwm_fifo_available_t

13.5.13 static void PWM SetSampleValue (PWM Type * base, uint32 t value) [inline], [static]

Parameters

base	PWM peripheral base address
value	The sample value. This is the input to the $4x16$ FIFO. The value in this register
	denotes the value of the sample being currently used.

13.5.14 static uint32_t PWM_GetSampleValue (PWM_Type * base) [inline], [static]

Parameters

base	PWM peripheral base address

Returns

The sample value. It can be read only when the PWM is enable.

Function Documentation

13.5.15 static void PWM_SetPeriodValue (PWM_Type * base, uint32_t value) [inline], [static]

base	PWM peripheral base address
value	The period value. The PWM period register (PWM_PWMPR) determines the period
	of the PWM output signal. Writing 0xFFFF to this register will achieve the same
	result as writing $0xFFFE$. PWMO (Hz) = PCLK(Hz) / (period +2)

13.5.16 static uint32_t PWM_GetPeriodValue (PWM_Type * base) [inline], [static]

Parameters

base	PWM peripheral base address
------	-----------------------------

Returns

The period value. The PWM period register (PWM_PWMPR) determines the period of the PWM output signal.

13.5.17 static uint32_t PWM_GetCounterValue (PWM_Type * base) [inline], [static]

Parameters

base	PWM peripheral base address

Returns

The counter value. The current count value.

Chapter 14

UART: Universal Asynchronous Receiver/Transmitter Driver

14.1 Overview

Modules

- UART CMSIS Driver
- UART Driver
- UART FreeRTOS Driver
- UART SDMA Driver

14.2 UART Driver

14.2.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Universal Asynchronous Receiver/Transmitter (UART) module of MCUXpresso SDK devices.

The UART driver includes functional APIs and transactional APIs.

Functional APIs are used for UART initialization/configuration/operation for the purpose of optimization/customization. Using the functional API requires the knowledge of the UART peripheral and how to organize functional APIs to meet the application requirements. All functional APIs use the peripheral base address as the first parameter. UART functional operation groups provide the functional API set.

Transactional APIs can be used to enable the peripheral quickly and in the application if the code size and performance of transactional APIs can satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code. All transactional APIs use the uart_handle_t as the second parameter. Initialize the handle by calling the UART_Transfer-CreateHandle() API.

Transactional APIs support asynchronous transfer, which means that the functions UART_TransferSend-NonBlocking() and UART_TransferReceiveNonBlocking() set up an interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the kStatus_UART_TxIdle and kStatus_UART_RxIdle.

Transactional receive APIs support the ring buffer. Prepare the memory for the ring buffer and pass in the start address and size while calling the UART_TransferCreateHandle(). If passing NULL, the ring buffer feature is disabled. When the ring buffer is enabled, the received data is saved to the ring buffer in the background. The UART_TransferReceiveNonBlocking() function first gets data from the ring buffer. If the ring buffer does not have enough data, the function first returns the data in the ring buffer and then saves the received data to user memory. When all data is received, the upper layer is informed through a callback with the kStatus_UART_RxIdle.

If the receive ring buffer is full, the upper layer is informed through a callback with the kStatus_UART_RxRingBufferOverrun. In the callback function, the upper layer reads data out from the ring buffer. If not, existing data is overwritten by the new data.

The ring buffer size is specified when creating the handle. Note that one byte is reserved for the ring buffer maintenance. When creating handle using the following code.

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/uart In this example, the buffer size is 32, but only 31 bytes are used for saving data.

14.2.2 Typical use case

14.2.2.1 UART Send/receive using a polling method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/uart

14.2.2.2 UART Send/receive using an interrupt method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/uart

14.2.2.3 UART Receive using the ringbuffer feature

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/uart

14.2.2.4 UART automatic baud rate detect feature

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/uart

Data Structures

- struct uart_config_t
 - UART configuration structure. More...
- struct uart transfer t
 - UART transfer structure. More...
- struct uart_handle_t

UART handle structure. More...

Macros

• #define UART_RETRY_TIMES 0U /* Defining to zero means to keep waiting for the flag until it is assert/deassert. */

Retry times for waiting flag.

Typedefs

• typedef void(* uart_transfer_callback_t)(UART_Type *base, uart_handle_t *handle, status_t status, void *userData)

UART transfer callback function.

Enumerations

```
    enum {

 kStatus UART TxBusy = MAKE STATUS(kStatusGroup IUART, 0),
 kStatus UART RxBusy = MAKE STATUS(kStatusGroup IUART, 1),
 kStatus_UART_TxIdle = MAKE_STATUS(kStatusGroup_IUART, 2),
 kStatus_UART_RxIdle = MAKE_STATUS(kStatusGroup_IUART, 3),
 kStatus UART TxWatermarkTooLarge = MAKE STATUS(kStatusGroup IUART, 4),
 kStatus UART RxWatermarkTooLarge = MAKE STATUS(kStatusGroup IUART, 5),
 kStatus_UART_FlagCannotClearManually,
 kStatus_UART_Error = MAKE_STATUS(kStatusGroup_IUART, 7),
 kStatus_UART_RxRingBufferOverrun = MAKE_STATUS(kStatusGroup_IUART, 8),
 kStatus UART RxHardwareOverrun = MAKE STATUS(kStatusGroup IUART, 9),
 kStatus_UART_NoiseError = MAKE_STATUS(kStatusGroup_IUART, 10),
 kStatus UART FramingError = MAKE STATUS(kStatusGroup IUART, 11),
 kStatus UART ParityError = MAKE STATUS(kStatusGroup IUART, 12),
 kStatus_UART_BaudrateNotSupport,
 kStatus_UART_BreakDetect = MAKE_STATUS(kStatusGroup_IUART, 14),
 kStatus UART Timeout = MAKE STATUS(kStatusGroup IUART, 15) }
    Error codes for the UART driver.
enum uart_data_bits_t {
 kUART SevenDataBits = 0x0U,
 kUART_EightDataBits = 0x1U }
    UART data bits count.
enum uart_parity_mode_t {
 kUART_ParityDisabled = 0x0U,
 kUART_ParityEven = 0x2U,
 kUART ParityOdd = 0x3U }
    UART parity mode.
enum uart_stop_bit_count_t {
 kUART OneStopBit = 0x0U,
 kUART_TwoStopBit = 0x1U }
    UART stop bit count.
enum uart_idle_condition_t {
 kUART_IdleFor4Frames = 0x0U,
 kUART_IdleFor8Frames = 0x1U,
 kUART IdleFor16Frames = 0x2U,
 kUART IdleFor32Frames = 0x3U }
    UART idle condition detect.
• enum _uart_interrupt_enable
    This structure contains the settings for all of the UART interrupt configurations.

    enum {
```

```
kUART RxCharReadyFlag = 0x0000000FU.
kUART RxErrorFlag = 0x00000000EU,
kUART RxOverrunErrorFlag = 0x0000000DU,
kUART_RxFrameErrorFlag = 0x0000000CU,
kUART RxBreakDetectFlag = 0x0000000BU,
kUART RxParityErrorFlag = 0x0000000AU,
kUART_ParityErrorFlag = 0x0094000FU,
kUART_RtsStatusFlag = 0x0094000EU
kUART TxReadyFlag = 0x0094000DU,
kUART RtsDeltaFlag = 0x0094000CU,
kUART_EscapeFlag = 0x0094000BU,
kUART FrameErrorFlag = 0x0094000AU,
kUART RxReadyFlag = 0x00940009U,
kUART AgingTimerFlag = 0x00940008U,
kUART_DtrDeltaFlag = 0x00940007U,
kUART RxDsFlag = 0x00940006U,
kUART tAirWakeFlag = 0x00940005U,
kUART AwakeFlag = 0x00940004U,
kUART_Rs485SlaveAddrMatchFlag = 0x00940003U,
kUART AutoBaudFlag = 0x0098000FU,
kUART_TxEmptyFlag = 0x0098000EU,
kUART DtrFlag = 0x0098000DU,
kUART_IdleFlag = 0x0098000CU,
kUART AutoBaudCntStopFlag = 0x0098000BU,
kUART RiDeltaFlag = 0x0098000AU,
kUART_RiFlag = 0x00980009U,
kUART_IrFlag = 0x00980008U,
kUART WakeFlag = 0x00980007U,
kUART DcdDeltaFlag = 0x00980006U,
kUART_DcdFlag = 0x00980005U,
kUART_RtsFlag = 0x00980004U,
kUART TxCompleteFlag = 0x00980003U,
kUART BreakDetectFlag = 0x00980002U,
kUART_RxOverrunFlag = 0x00980001U,
kUART RxDataReadyFlag = 0x00980000U
  UART status flags.
```

Functions

• uint32_t UART_GetInstance (UART_Type *base)

Get the UART instance from peripheral base address.

Variables

• void * s_uartHandle [] Pointers to uart handles for each instance.

Driver version

• #define FSL_UART_DRIVER_VERSION (MAKE_VERSION(2, 3, 2)) UART driver version.

Software Reset

• static void UART SoftwareReset (UART Type *base) Resets the UART using software.

Initialization and deinitialization

- status t UART Init (UART Type *base, const uart config t *config, uint32 t srcClock Hz) Initializes an UART instance with the user configuration structure and the peripheral clock.
- void UART_Deinit (UART_Type *base)

Deinitializes a UART instance.

- void UART_GetDefaultConfig (uart_config_t *config)
- status_t UART_SetBaudRate (UART_Type *base, uint32_t baudRate_Bps, uint32_t srcClock_Hz) Sets the UART instance baud rate.
- static void UART_Enable (UART_Type *base)

This function is used to Enable the UART Module.

- static void UART_SetIdleCondition (UART_Type *base, uart_idle_condition_t condition) This function is used to configure the IDLE line condition.
- static void UART Disable (UART Type *base)

This function is used to Disable the UART Module.

Status

- bool UART_GetStatusFlag (UART_Type *base, uint32_t flag)
 - This function is used to get the current status of specific UART status flag(including interrupt flag).
- void UART_ClearStatusFlag (UART_Type *base, uint32_t flag)

This function is used to clear the current status of specific UART status flag.

Interrupts

- void UART_EnableInterrupts (UART_Type *base, uint32_t mask)
 - Enables UART interrupts according to the provided mask.
- void UART_DisableInterrupts (UART_Type *base, uint32_t mask)

Disables the UART interrupts according to the provided mask.

• uint32 t UART GetEnabledInterrupts (UART Type *base)

Gets enabled UART interrupts.

Bus Operations

• static void UART_EnableTx (UART_Type *base, bool enable)

Enables or disables the UART transmitter.

• static void UART_EnableRx (UART_Type *base, bool enable)

Enables or disables the UART receiver.

• static void UART_WriteByte (UART_Type *base, uint8_t data)

Writes to the transmitter register.

• static uint8_t UART_ReadByte (UART_Type *base)

Reads the receiver register.

• status t UART WriteBlocking (UART Type *base, const uint8 t *data, size t length)

Writes to the TX register using a blocking method.

status_t UART_ReadBlocking (UART_Type *base, uint8_t *data, size_t length)

Read RX data register using a blocking method.

Transactional

• void UART_TransferCreateHandle (UART_Type *base, uart_handle_t *handle, uart_transfer_callback_t callback, void *userData)

Initializes the UART handle.

• void UART TransferStartRingBuffer (UART Type *base, uart handle t *handle, uint8 t *ring-Buffer, size t ringBufferSize)

Sets up the RX ring buffer.

• void <u>UART_TransferStopRingBuffer</u> (<u>UART_Type</u> *base, uart_handle_t *handle)

Aborts the background transfer and uninstalls the ring buffer.

• size t UART TransferGetRxRingBufferLength (uart handle t *handle)

Get the length of received data in RX ring buffer.

• status_t_UART_TransferSendNonBlocking (UART_Type *base, uart_handle_t *handle, uart_transfer t *xfer)

Transmits a buffer of data using the interrupt method.

- void UART_TransferAbortSend (UART_Type *base, uart_handle_t *handle)
 - Aborts the interrupt-driven data transmit.
- status_t_UART_TransferGetSendCount (UART_Type *base, uart_handle_t *handle, uint32_t *count)

Gets the number of bytes written to the UART TX register.

• status_t UART_TransferReceiveNonBlocking (UART_Type *base, uart_handle_t *handle, uart_transfer t *xfer, size t *receivedBytes)

Receives a buffer of data using an interrupt method.

- void UART_TransferAbortReceive (UART_Type *base, uart_handle_t *handle)
 - Aborts the interrupt-driven data receiving.
- status_t_UART_TransferGetReceiveCount (UART_Type *base, uart_handle_t *handle, uint32_t *count)

Gets the number of bytes that have been received.

• void UART_TransferHandleIRQ (UART_Type *base, void *irqHandle)

UART IRQ handle function.

DMA control functions.

- static void UART_EnableTxDMA (UART_Type *base, bool enable) Enables or disables the UART transmitter DMA request.
- static void UART_EnableRxDMA (UART_Type *base, bool enable)

 Enables or disables the UART receiver DMA request.

FIFO control functions.

- static void UART_SetTxFifoWatermark (UART_Type *base, uint8_t watermark)

 This function is used to set the watermark of UART Tx FIFO.
- static void UART_SetRxRTSWatermark (UART_Type *base, uint8_t watermark)

 This function is used to set the watermark of UART RTS deassertion.
- static void UART_SetRxFifoWatermark (UART_Type *base, uint8_t watermark)

 This function is used to set the watermark of UART Rx FIFO.

Auto baud rate detection.

- static void UART_EnableAutoBaudRate (UART_Type *base, bool enable)

 This function is used to set the enable condition of Automatic Baud Rate Detection feature.
- static bool UART_IsAutoBaudRateComplete (UART_Type *base)

 This function is used to read if the automatic baud rate detection has finished.

14.2.3 Data Structure Documentation

14.2.3.1 struct uart_config_t

Data Fields

- uint32_t baudRate_Bps
 - UART baud rate.
- uart_parity_mode_t parityMode

Parity error check mode of this module.

- uart data bits t dataBitsCount
 - Data bits count, eight (default), seven.
- uart_stop_bit_count_t stopBitCount

Number of stop bits in one frame.

- uint8 t txFifoWatermark
 - TX FIFO watermark.
- uint8 t rxFifoWatermark
 - RX FIFO watermark.
- uint8 t rxRTSWatermark

RX RTS watermark, RX FIFO data count being larger than this triggers RTS deassertion.

bool enableAutoBaudRate

Enable automatic band rate detection.

• bool enableTx

Enable TX.

• bool enableRx

Enable RX.

• bool enableRxRTS

RX RTS enable.

bool enableTxCTS

TX CTS enable.

Field Documentation

- (1) uint32_t uart_config_t::baudRate_Bps
- (2) uart_parity_mode_t uart_config_t::parityMode
- (3) uart_stop_bit_count_t uart_config_t::stopBitCount

14.2.3.2 struct uart_transfer_t

Data Fields

• size_t dataSize

The byte count to be transfer.

• uint8 t * data

The buffer of data to be transfer.

• uint8_t * rxData

The buffer to receive data.

• const uint8_t * txData

The buffer of data to be sent.

Field Documentation

- (1) uint8_t* uart_transfer_t::data
- (2) uint8_t* uart_transfer_t::rxData
- (3) const uint8_t* uart_transfer_t::txData
- (4) size_t uart_transfer_t::dataSize

14.2.3.3 struct uart handle

Forward declaration of the handle typedef.

Data Fields

• const uint8_t *volatile txData

Address of remaining data to send.

• volatile size t txDataSize

Size of the remaining data to send.

• size_t txDataSizeAll

Size of the data to send out.

• uint8 t *volatile rxData

Address of remaining data to receive.

• volatile size_t rxDataSize

Size of the remaining data to receive.

• size_t rxDataSizeAll

Size of the data to receive.

• uint8_t * rxRingBuffer

Start address of the receiver ring buffer.

• size_t rxRingBufferSize

Size of the ring buffer.

• volatile uint16_t rxRingBufferHead

Index for the driver to store received data into ring buffer.

• volatile uint16_t rxRingBufferTail

Index for the user to get data from the ring buffer.

• uart transfer callback t callback

Callback function.

void * userData

UART callback function parameter.

• volatile uint8_t txState

TX transfer state.

• volatile uint8_t rxState

RX transfer state.

Field Documentation

- (1) const uint8_t* volatile uart_handle_t::txData
- (2) volatile size t uart handle t::txDataSize
- (3) size_t uart_handle_t::txDataSizeAll
- (4) uint8_t* volatile uart_handle_t::rxData
- (5) volatile size_t uart_handle_t::rxDataSize
- (6) size_t uart_handle_t::rxDataSizeAll
- (7) uint8_t* uart_handle_t::rxRingBuffer
- (8) size t uart handle t::rxRingBufferSize
- (9) volatile uint16 t uart handle t::rxRingBufferHead
- (10) volatile uint16_t uart_handle_t::rxRingBufferTail
- (11) uart_transfer_callback_t uart_handle t::callback
- (12) void* uart_handle_t::userData
- (13) volatile uint8_t uart_handle_t::txState
- 14.2.4 Macro Definition Documentation
- 14.2.4.1 #define FSL_UART_DRIVER_VERSION (MAKE_VERSION(2, 3, 2))
- 14.2.4.2 #define UART_RETRY_TIMES 0U /* Defining to zero means to keep waiting for the flag until it is assert/deassert. */
- 14.2.5 Typedef Documentation
- 14.2.5.1 typedef void(* uart_transfer_callback_t)(UART_Type *base, uart_handle_t *handle, status t status, void *userData)
- 14.2.6 Enumeration Type Documentation
- 14.2.6.1 anonymous enum

Enumerator

```
kStatus_UART_TxBusy Transmitter is busy.
kStatus_UART_RxBusy Receiver is busy.
```

kStatus UART TxIdle UART transmitter is idle.

kStatus_UART_RxIdle UART receiver is idle.

kStatus_UART_TxWatermarkTooLarge TX FIFO watermark too large.

kStatus_UART_RxWatermarkTooLarge RX FIFO watermark too large.

kStatus_UART_FlagCannotClearManually UART flag can't be manually cleared.

kStatus_UART_Error Error happens on UART.

kStatus_UART_RxRingBufferOverrun UART RX software ring buffer overrun.

kStatus_UART_RxHardwareOverrun UART RX receiver overrun.

kStatus UART NoiseError UART noise error.

kStatus_UART_FramingError UART framing error.

kStatus_UART_ParityError UART parity error.

kStatus UART BaudrateNotSupport Baudrate is not support in current clock source.

kStatus_UART_BreakDetect Receiver detect BREAK signal.

kStatus_UART_Timeout UART times out.

14.2.6.2 enum uart_data_bits_t

Enumerator

kUART_SevenDataBits Seven data bit.kUART_EightDataBits Eight data bit.

14.2.6.3 enum uart_parity_mode_t

Enumerator

kUART_ParityDisabled Parity disabled.kUART_ParityEven Even error check is selected.kUART ParityOdd Odd error check is selected.

14.2.6.4 enum uart_stop_bit_count_t

Enumerator

kUART_OneStopBit One stop bit.kUART TwoStopBit Two stop bits.

14.2.6.5 enum uart idle condition t

Enumerator

kUART_IdleFor4Frames Idle for more than 4 frames.

kUART IdleFor8Frames Idle for more than 8 frames.

kUART IdleFor16Frames Idle for more than 16 frames.

kUART IdleFor32Frames Idle for more than 32 frames.

14.2.6.6 enum _uart_interrupt_enable

14.2.6.7 anonymous enum

This provides constants for the UART status flags for use in the UART functions.

Enumerator

kUART_RxCharReadyFlag Rx Character Ready Flag.

kUART_RxErrorFlag Rx Error Detect Flag.

kUART RxOverrunErrorFlag Rx Overrun Flag.

kUART_RxFrameErrorFlag Rx Frame Error Flag.

kUART_RxBreakDetectFlag Rx Break Detect Flag.

kUART_RxParityErrorFlag Rx Parity Error Flag.

kUART ParityErrorFlag Parity Error Interrupt Flag.

kUART RtsStatusFlag RTS B Pin Status Flag.

kUART_TxReadyFlag Transmitter Ready Interrupt/DMA Flag.

kUART_RtsDeltaFlag RTS Delta Flag.

kUART EscapeFlag Escape Sequence Interrupt Flag.

kUART_FrameErrorFlag Frame Error Interrupt Flag.

kUART RxReadyFlag Receiver Ready Interrupt/DMA Flag.

kUART AgingTimerFlag Aging Timer Interrupt Flag.

kUART DtrDeltaFlag DTR Delta Flag.

kUART_RxDsFlag Receiver IDLE Interrupt Flag.

kUART_tAirWakeFlag Asynchronous IR WAKE Interrupt Flag.

kUART AwakeFlag Asynchronous WAKE Interrupt Flag.

kUART Rs485SlaveAddrMatchFlag RS-485 Slave Address Detected Interrupt Flag.

kUART_AutoBaudFlag Automatic Baud Rate Detect Complete Flag.

kUART_TxEmptyFlag Transmit Buffer FIFO Empty.

kUART DtrFlag DTR edge triggered interrupt flag.

kUART_IdleFlag Idle Condition Flag.

kUART_AutoBaudCntStopFlag Auto-baud Counter Stopped Flag.

kUART_RiDeltaFlag Ring Indicator Delta Flag.

kUART RiFlag Ring Indicator Input Flag.

kUART IrFlag Serial Infrared Interrupt Flag.

kUART_WakeFlag Wake Flag.

kUART_DcdDeltaFlag Data Carrier Detect Delta Flag.

kUART DcdFlag Data Carrier Detect Input Flag.

kUART_RtsFlag RTS Edge Triggered Interrupt Flag.

kUART_TxCompleteFlag Transmitter Complete Flag.

kUART_BreakDetectFlag BREAK Condition Detected Flag.kUART_RxOverrunFlag Overrun Error Flag.kUART_RxDataReadyFlag Receive Data Ready Flag.

14.2.7 Function Documentation

14.2.7.1 uint32_t UART_GetInstance (UART_Type * base)

Parameters

-	
base	UART peripheral base address.

Returns

UART instance.

14.2.7.2 static void UART_SoftwareReset (UART_Type * base) [inline], [static]

This function resets the transmit and receive state machines, all FIFOs and register USR1, USR2, UBIR, UBMR, UBRC, URXD, UTXD and UTS[6-3]

Parameters

```
base UART peripheral base address.
```

14.2.7.3 status_t UART_Init (UART_Type * base, const uart_config_t * config, uint32_t srcClock_Hz)

This function configures the UART module with user-defined settings. Call the UART_GetDefault-Config() function to configure the configuration structure and get the default configuration. The example below shows how to use this API to configure the UART.

```
* uart_config_t uartConfig;
* uartConfig.baudRate_Bps = 115200U;
* uartConfig.parityMode = kUART_ParityDisabled;
* uartConfig.dataBitsCount = kUART_EightDataBits;
* uartConfig.stopBitCount = kUART_OneStopBit;
* uartConfig.txFifoWatermark = 2;
* uartConfig.rxFifoWatermark = 1;
* uartConfig.enableAutoBaudrate = false;
* uartConfig.enableTx = true;
* uartConfig.enableRx = true;
* UART_Init(UART1, &uartConfig, 24000000U);
```

base	UART peripheral base address.
config	Pointer to a user-defined configuration structure.
srcClock_Hz	UART clock source frequency in HZ.

Return values

kStatus_Success	UART initialize succeed
-----------------	-------------------------

14.2.7.4 void UART Deinit (UART Type * base)

This function waits for transmit to complete, disables TX and RX, and disables the UART clock.

Parameters

base	UART peripheral base address.
------	-------------------------------

14.2.7.5 void UART GetDefaultConfig (uart_config_t * config_)

Gets the default configuration structure.

This function initializes the UART configuration structure to a default value. The default values are-: uartConfig->baudRate_Bps = 115200U; uartConfig->parityMode = kUART_ParityDisabled; uart-Config->dataBitsCount = kUART_EightDataBits; uartConfig->stopBitCount = kUART_OneStopBit; uartConfig->txFifoWatermark = 2; uartConfig->rxFifoWatermark = 1; uartConfig->enableAutoBaudrate = flase; uartConfig->enableTx = false; uartConfig->enableRx = false;

Parameters

config	Pointer to a configuration structure.
--------	---------------------------------------

14.2.7.6 status_t UART_SetBaudRate (UART_Type * base, uint32_t baudRate_Bps, uint32 t srcClock Hz)

This function configures the UART module baud rate. This function is used to update the UART module baud rate after the UART module is initialized by the UART Init.

```
UART_SetBaudRate(UART1, 115200U, 20000000U);
```

base	UART peripheral base address.
baudRate_Bps	UART baudrate to be set.
srcClock_Hz	UART clock source frequency in Hz.

Return values

kStatus_UART_Baudrate-	Baudrate is not support in the current clock source.
NotSupport	
kStatus_Success	Set baudrate succeeded.

14.2.7.7 static void UART_Enable (UART_Type * base) [inline], [static]

Parameters

base	UART base pointer.
------	--------------------

14.2.7.8 static void UART_SetIdleCondition (UART_Type * base, uart_idle_condition_t condition) [inline],[static]

Parameters

base	UART base pointer.
condition	IDLE line detect condition of the enumerators in uart_idle_condition_t.

14.2.7.9 static void UART_Disable (UART_Type * base) [inline], [static]

Parameters

base	UART base pointer.
------	--------------------

14.2.7.10 bool UART_GetStatusFlag (UART_Type * base, uint32_t flag)

The available status flag can be select from uart_status_flag_t enumeration.

base	UART base pointer.
flag	Status flag to check.

Return values

14.2.7.11 void UART_ClearStatusFlag (UART_Type * base, uint32_t flag)

The available status flag can be select from uart status flag t enumeration.

Parameters

base	UART base pointer.
flag	Status flag to clear.

14.2.7.12 void UART_EnableInterrupts (UART_Type * base, uint32_t mask)

This function enables the UART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See <u>uart_interrupt_enable</u>. For example, to enable TX empty interrupt and RX data ready interrupt, do the following.

```
UART_EnableInterrupts(UART1,kUART_TxEmptyEnable | kUART_RxDataReadyEnable);
```

Parameters

base	UART peripheral base address.
mask	The interrupts to enable. Logical OR of _uart_interrupt_enable.

14.2.7.13 void UART DisableInterrupts (UART Type * base, uint32 t mask)

This function disables the UART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See <u>uart_interrupt_enable</u>. For example, to disable TX empty interrupt and RX data ready interrupt do the following.

```
UART_EnableInterrupts(UART1,kUART_TxEmptyEnable | kUART_RxDataReadyEnable);
```

base	UART peripheral base address.
mask	The interrupts to disable. Logical OR of _uart_interrupt_enable.

14.2.7.14 uint32_t UART_GetEnabledInterrupts (UART_Type * base)

This function gets the enabled UART interrupts. The enabled interrupts are returned as the logical OR value of the enumerators <u>_uart_interrupt_enable</u>. To check a specific interrupt enable status, compare the return value with enumerators in <u>uart_interrupt_enable</u>. For example, to check whether the TX empty interrupt is enabled:

```
uint32_t enabledInterrupts = UART_GetEnabledInterrupts(UART1);
if (kUART_TxEmptyEnable & enabledInterrupts)
```

Parameters

base	UART peripheral base address.
------	-------------------------------

Returns

UART interrupt flags which are logical OR of the enumerators in <u>_uart_interrupt_enable</u>.

14.2.7.15 static void UART_EnableTx (UART_Type * base, bool enable) [inline], [static]

This function enables or disables the UART transmitter.

Parameters

base	UART peripheral base address.
enable	True to enable, false to disable.

14.2.7.16 static void UART_EnableRx (UART_Type * base, bool enable) [inline], [static]

This function enables or disables the UART receiver.

base	UART peripheral base address.
enable	True to enable, false to disable.

14.2.7.17 static void UART_WriteByte (UART_Type * base, uint8_t data) [inline], [static]

This function is used to write data to transmitter register. The upper layer must ensure that the TX register is empty or that the TX FIFO has room before calling this function.

Parameters

base	UART peripheral base address.
data	Data write to the TX register.

14.2.7.18 static uint8_t UART_ReadByte (UART_Type * base) [inline], [static]

This function is used to read data from receiver register. The upper layer must ensure that the receiver register is full or that the RX FIFO has data before calling this function.

Parameters

base	UART peripheral base address.

Returns

Data read from data register.

14.2.7.19 status_t UART_WriteBlocking (UART_Type * base, const uint8_t * data, size_t length)

This function polls the TX register, waits for the TX register to be empty or for the TX FIFO to have room and writes data to the TX buffer.



base	UART peripheral base address.
data	Start address of the data to write.
length	Size of the data to write.

Return values

kStatus_UART_Timeout	Transmission timed out and was aborted.
kStatus_Success	Successfully wrote all data.

14.2.7.20 status_t UART_ReadBlocking (UART_Type * base, uint8_t * data, size_t length)

This function polls the RX register, waits for the RX register to be full or for RX FIFO to have data, and reads data from the TX register.

Parameters

base	UART peripheral base address.
data	Start address of the buffer to store the received data.
length	Size of the buffer.

Return values

kStatus_UART_Rx- HardwareOverrun	Receiver overrun occurred while receiving data.
kStatus_UART_Noise- Error	A noise error occurred while receiving data.
kStatus_UART_Framing- Error	A framing error occurred while receiving data.
kStatus_UART_Parity- Error	A parity error occurred while receiving data.
kStatus_UART_Timeout	Transmission timed out and was aborted.
kStatus_Success	Successfully received all data.

14.2.7.21 void UART_TransferCreateHandle (UART_Type * base, uart_handle_t * handle, uart_transfer_callback_t callback, void * userData)

This function initializes the UART handle which can be used for other UART transactional APIs. Usually, for a specified UART instance, call this API once to get the initialized handle.

base	UART peripheral base address.
handle	UART handle pointer.
callback	The callback function.
userData	The parameter of the callback function.

14.2.7.22 void UART_TransferStartRingBuffer (UART_Type * base, uart_handle_t * handle, uint8 t * ringBuffer, size t ringBufferSize)

This function sets up the RX ring buffer to a specific UART handle.

When the RX ring buffer is used, data received are stored into the ring buffer even when the user doesn't call the UART_TransferReceiveNonBlocking() API. If data is already received in the ring buffer, the user can get the received data from the ring buffer directly.

Note

When using the RX ring buffer, one byte is reserved for internal use. In other words, if ring-BufferSize is 32, only 31 bytes are used for saving data.

Parameters

base	UART peripheral base address.
handle	UART handle pointer.
ringBuffer	Start address of the ring buffer for background receiving. Pass NULL to disable the ring buffer.
ringBufferSize	Size of the ring buffer.

14.2.7.23 void UART_TransferStopRingBuffer (UART_Type * base, uart_handle_t * handle)

This function aborts the background transfer and uninstalls the ring buffer.

Parameters

base	UART peripheral base address.
handle	UART handle pointer.

14.2.7.24 size t UART TransferGetRxRingBufferLength (uart handle t * handle)

Parameters

handle	UART handle pointer.
--------	----------------------

Returns

Length of received data in RX ring buffer.

14.2.7.25 status_t UART_TransferSendNonBlocking (UART_Type * base, uart_handle_t * handle, uart_transfer_t * xfer)

This function sends data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data to be written to the TX register. When all data is written to the TX register in the ISR, the UART driver calls the callback function and passes the kStatus_UART_TxIdle as status parameter.

Note

The kStatus_UART_TxIdle is passed to the upper layer when all data is written to the TX register. However, it does not ensure that all data is sent out. Before disabling the TX, check the kUART_-TransmissionCompleteFlag to ensure that the TX is finished.

Parameters

base	UART peripheral base address.
handle	UART handle pointer.
xfer	UART transfer structure. See uart_transfer_t.

Return values

kStatus_Success	Successfully start the data transmission.	
kStatus_UART_TxBusy	Previous transmission still not finished; data not all written to TX register	
	yet.	
kStatus_InvalidArgument	Invalid argument.	

14.2.7.26 void UART_TransferAbortSend (UART_Type * base, uart_handle_t * handle)

This function aborts the interrupt-driven data sending. The user can get the remainBytes to find out how many bytes are not sent out.

Parameters

base	UART peripheral base address.
handle	UART handle pointer.

status_t UART_TransferGetSendCount (UART_Type * base, uart_handle_t * 14.2.7.27 handle, uint32 t * count)

This function gets the number of bytes written to the UART TX register by using the interrupt method.

Parameters

base	UART peripheral base address.
handle	UART handle pointer.
count	Send bytes count.

Return values

kStatus_NoTransferIn- Progress No send in progress.	
kStatus_InvalidArgument	The parameter is invalid.
kStatus_Success	Get successfully through the parameter count;

14.2.7.28 status t UART TransferReceiveNonBlocking (UART Type * base, uart_handle_t * handle, uart_transfer_t * xfer, size_t * receivedBytes)

This function receives data using an interrupt method. This is a non-blocking function, which returns without waiting for all data to be received. If the RX ring buffer is used and not empty, the data in the ring buffer is copied and the parameter receivedBytes shows how many bytes are copied from the ring buffer. After copying, if the data in the ring buffer is not enough to read, the receive request is saved by the UART driver. When the new data arrives, the receive request is serviced first. When all data is received, the UART driver notifies the upper layer through a callback function and passes the status parameter k-Status_UART_RxIdle. For example, the upper layer needs 10 bytes but there are only 5 bytes in the ring buffer. The 5 bytes are copied to the xfer->data and this function returns with the parameter received-Bytes set to 5. For the left 5 bytes, newly arrived data is saved from the xfer->data[5]. When 5 bytes are received, the UART driver notifies the upper layer. If the RX ring buffer is not enabled, this function enables the RX and RX interrupt to receive data to the xfer->data. When all data is received, the upper layer is notified.

Parameters

base	UART peripheral base address.
handle	UART handle pointer.
xfer	UART transfer structure, see uart_transfer_t.
receivedBytes	Bytes received from the ring buffer directly.

Return values

kStatus_Success	Successfully queue the transfer into transmit queue.
kStatus_UART_RxBusy	Previous receive request is not finished.
kStatus_InvalidArgument	Invalid argument.

14.2.7.29 void UART_TransferAbortReceive (UART_Type * base, uart_handle_t * handle)

This function aborts the interrupt-driven data receiving. The user can get the remainBytes to know how many bytes are not received yet.

Parameters

base	UART peripheral base address.
handle	UART handle pointer.

14.2.7.30 status_t UART_TransferGetReceiveCount (UART_Type * base, uart_handle_t * handle, uint32 t * count)

This function gets the number of bytes that have been received.

base	UART peripheral base address.
handle	UART handle pointer.
count	Receive bytes count.

Return values

kStatus_NoTransferIn-	No receive in progress.
Progress	
kStatus_InvalidArgument	Parameter is invalid.
kStatus_Success	Get successfully through the parameter count;

14.2.7.31 void UART_TransferHandleIRQ (UART_Type * base, void * irqHandle)

This function handles the UART transmit and receive IRQ request.

Parameters

base	UART peripheral base address.
irqHandle	UART handle pointer.

14.2.7.32 static void UART_EnableTxDMA (UART_Type * base, bool enable) [inline], [static]

This function enables or disables the transmit request when the transmitter has one or more slots available in the TxFIFO. The fill level in the TxFIFO that generates the DMA request is controlled by the TXTL bits.

Parameters

base	UART peripheral base address.
enable	True to enable, false to disable.

14.2.7.33 static void UART_EnableRxDMA (UART_Type * base, bool enable) [inline], [static]

This function enables or disables the receive request when the receiver has data in the RxFIFO. The fill level in the RxFIFO at which a DMA request is generated is controlled by the RXTL bits.

base	UART peripheral base address.
enable	True to enable, false to disable.

14.2.7.34 static void UART_SetTxFifoWatermark (UART_Type * base, uint8_t watermark) [inline], [static]

A maskable interrupt is generated whenever the data level in the TxFIFO falls below the Tx FIFO watermark.

Parameters

base	UART base pointer.
watermark	The Tx FIFO watermark.

14.2.7.35 static void UART_SetRxRTSWatermark (UART_Type * base, uint8_t watermark) [inline], [static]

The RTS signal deasserts whenever the data count in RxFIFO reaches the Rx RTS watermark.

Parameters

base	UART base pointer.
watermark	The Rx RTS watermark.

14.2.7.36 static void UART_SetRxFifoWatermark (UART_Type * base, uint8_t watermark) [inline], [static]

A maskable interrupt is generated whenever the data level in the RxFIFO reaches the Rx FIFO watermark.

Parameters

,	TIA DITI
base	UART base pointer.
buse	or ner base pointer.

|--|

14.2.7.37 static void UART_EnableAutoBaudRate (UART_Type * base, bool enable) [inline], [static]

Parameters

base	UART base pointer.
enable	Enable/Disable Automatic Baud Rate Detection feature.
	• true: Enable Automatic Baud Rate Detection feature.
	false: Disable Automatic Baud Rate Detection feature.

14.2.7.38 static bool UART_IsAutoBaudRateComplete (UART_Type * base) [inline], [static]

Parameters

base	UART base pointer.
------	--------------------

Returns

- true: Automatic baud rate detection has finished.
 - false: Automatic baud rate detection has not finished.

14.2.8 Variable Documentation

14.2.8.1 void* s uartHandle[]

14.3 UART FreeRTOS Driver

14.3.1 Overview

Data Structures

• struct uart_rtos_config_t

UART configuration structure. More...

Driver version

• #define FSL_UART_FREERTOS_DRIVER_VERSION (MAKE_VERSION(2, 1, 1)) UART FreeRTOS driver version 2.1.1.

UART RTOS Operation

• int UART_RTOS_Init (uart_rtos_handle_t *handle, uart_handle_t *t_handle, const uart_rtos_config_t *cfg)

Initializes a UART instance for operation in RTOS.

• int UART_RTOS_Deinit (uart_rtos_handle_t *handle)

Deinitializes a UART instance for operation.

UART transactional Operation

- int UART_RTOS_Send (uart_rtos_handle_t *handle, uint8_t *buffer, uint32_t length) Sends data in the background.
- int UART_RTOS_Receive (uart_rtos_handle_t *handle, uint8_t *buffer, uint32_t length, size_t *received)

Receives data.

14.3.2 Data Structure Documentation

14.3.2.1 struct uart_rtos_config_t

Data Fields

• UART_Type * base

UART base address.

• uint32 t srcclk

UART source clock in Hz.

• uint32 t baudrate

Desired communication speed.

uart_parity_mode_t parity

Parity setting.

• uart_stop_bit_count_t stopbits

Number of stop bits to use.

• uint8_t * buffer

Buffer for background reception.

• uint32_t buffer_size

Size of buffer for background reception.

14.3.3 Macro Definition Documentation

14.3.3.1 #define FSL_UART_FREERTOS_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))

14.3.4 Function Documentation

14.3.4.1 int UART_RTOS_Init (uart_rtos_handle_t * handle, uart_handle_t * t_handle, const uart_rtos_config_t * cfg)

Parameters

handle	The RTOS UART handle, the pointer to an allocated space for RTOS context.
t_handle	The pointer to the allocated space to store the transactional layer internal state.
cfg	The pointer to the parameters required to configure the UART after initialization.

Returns

0 succeed; otherwise fail.

14.3.4.2 int UART_RTOS_Deinit (uart_rtos_handle_t * handle)

This function deinitializes the UART module, sets all register values to reset value, and frees the resources.

Parameters

handle	The RTOS UART handle.
--------	-----------------------

14.3.4.3 int UART_RTOS_Send(uart_rtos_handle_t * handle, uint8_t * buffer, uint32_t length)

This function sends data. It is a synchronous API. If the hardware buffer is full, the task is in the blocked state.

handle	The RTOS UART handle.
buffer	The pointer to the buffer to send.
length	The number of bytes to send.

14.3.4.4 int UART_RTOS_Receive (uart_rtos_handle_t * handle, uint8_t * buffer, uint32_t length, size_t * received)

This function receives data from UART. It is a synchronous API. If data is immediately available, it is returned immediately and the number of bytes received.

Parameters

handle	The RTOS UART handle.
buffer	The pointer to the buffer to write received data.
length	The number of bytes to receive.
received	The pointer to a variable of size_t where the number of received data is filled.

14.4 **UART SDMA Driver**

14.4.1 Overview

Data Structures

 struct uart sdma handle t UART sDMA handle, More...

Typedefs

• typedef void(* uart_sdma_transfer_callback_t)(UART_Type *base, uart_sdma_handle_t *handle, status t status, void *userData) UART transfer callback function.

Driver version

• #define FSL_UART_SDMA_DRIVER_VERSION (MAKE_VERSION(2, 3, 0)) UART SDMA driver version.

sDMA transactional

- void UART_TransferCreateHandleSDMA (UART_Type *base, uart_sdma_handle_t *handle, uart-_sdma_transfer_callback_t callback, void *userData, sdma_handle_t *txSdmaHandle, sdma_handle t *rxSdmaHandle, uint32 t eventSourceTx, uint32 t eventSourceRx)
 - *Initializes the UART handle which is used in transactional functions.*
- status_t_UART_SendSDMA (UART_Type *base, uart_sdma_handle_t *handle, uart_transfer_t *xfer)
 - Sends data using sDMA.
- status_t UART_ReceiveSDMA (UART_Type *base, uart_sdma_handle_t *handle, uart_transfer_t
 - Receives data using sDMA.
- void UART_TransferAbortSendSDMA (UART_Type *base, uart_sdma_handle_t *handle) Aborts the sent data using sDMA.
- void UART_TransferAbortReceiveSDMA (UART_Type *base, uart_sdma_handle_t *handle) Aborts the receive data using sDMA.
- void UART TransferSdmaHandleIRQ (UART Type *base, void *uartSdmaHandle) *UART IRQ handle function.*

14.4.2 Data Structure Documentation

14.4.2.1 struct uart sdma handle

Data Fields

- uart_sdma_transfer_callback_t callback Callback function.
- void * userĎata

UART callback function parameter.

• size t rxDataSizeAll

Size of the data to receive.

• size_t txDataSizeAll

Size of the data to send out.

• sdma_handle_t * txSdmaHandle

The sDMA TX channel used.

• sdma_handle_t * rxSdmaHandle

The sDMA RX channel used.

• volatile uint8_t txState

TX transfer state.

• volatile uint8_t rxState

RX transfer state.

Field Documentation

- (1) uart_sdma_transfer_callback_t uart_sdma_handle_t::callback
- (2) void* uart sdma handle t::userData
- (3) size_t uart_sdma_handle_t::rxDataSizeAll
- (4) size t uart sdma handle t::txDataSizeAll
- (5) sdma_handle_t* uart_sdma_handle_t::txSdmaHandle
- (6) sdma_handle_t* uart_sdma_handle_t::rxSdmaHandle
- (7) volatile uint8_t uart_sdma_handle_t::txState
- 14.4.3 Macro Definition Documentation
- 14.4.3.1 #define FSL_UART_SDMA_DRIVER_VERSION (MAKE_VERSION(2, 3, 0))
- 14.4.4 Typedef Documentation
- 14.4.4.1 typedef void(* uart sdma transfer callback t)(UART Type *base, uart_sdma_handle_t *handle, status_t status, void *userData)
- 14.4.5 Function Documentation
- 14.4.5.1 void UART_TransferCreateHandleSDMA (UART_Type * base, uart sdma handle t * handle, uart sdma transfer callback t callback, void * userData, sdma_handle_t * txSdmaHandle, sdma_handle_t * rxSdmaHandle, uint32 t eventSourceTx, uint32 t eventSourceRx)

base	UART peripheral base address.
handle	Pointer to the uart_sdma_handle_t structure.
callback	UART callback, NULL means no callback.
userData	User callback function data.
rxSdmaHandle	User-requested DMA handle for RX DMA transfer.
txSdmaHandle	User-requested DMA handle for TX DMA transfer.
eventSourceTx	Eventsource for TX DMA transfer.
eventSourceRx	Eventsource for RX DMA transfer.

14.4.5.2 status_t UART_SendSDMA (UART_Type * base, uart_sdma_handle_t * handle, uart transfer t * xfer)

This function sends data using sDMA. This is a non-blocking function, which returns right away. When all data is sent, the send callback function is called.

Parameters

base	UART peripheral base address.
handle	UART handle pointer.
xfer	UART sDMA transfer structure. See uart_transfer_t.

Return values

kStatus_Success	if succeeded; otherwise failed.
kStatus_UART_TxBusy	Previous transfer ongoing.
kStatus_InvalidArgument	Invalid argument.

14.4.5.3 status_t UART_ReceiveSDMA (UART_Type * base, uart_sdma_handle_t * handle, uart_transfer_t * xfer)

This function receives data using sDMA. This is a non-blocking function, which returns right away. When all data is received, the receive callback function is called.

base	UART peripheral base address.
handle	Pointer to the uart_sdma_handle_t structure.
xfer	UART sDMA transfer structure. See uart_transfer_t.

Return values

kStatus_Success	if succeeded; otherwise failed.
kStatus_UART_RxBusy	Previous transfer ongoing.
kStatus_InvalidArgument	Invalid argument.

14.4.5.4 void UART_TransferAbortSendSDMA (UART_Type * base, uart_sdma_handle_t * handle)

This function aborts sent data using sDMA.

Parameters

base	UART peripheral base address.
handle	Pointer to the uart_sdma_handle_t structure.

14.4.5.5 void UART_TransferAbortReceiveSDMA (UART_Type * base, uart_sdma_handle_t * handle)

This function aborts receive data using sDMA.

Parameters

base	UART peripheral base address.
handle	Pointer to the uart_sdma_handle_t structure.

14.4.5.6 void UART_TransferSdmaHandleIRQ (UART_Type * base, void * uartSdmaHandle)

This function handles the UART transmit complete IRQ request and invoke user callback.

base	UART peripheral base address.
uartSdma- Handle	UART handle pointer.

14.5 UART CMSIS Driver

This section describes the programming interface of the UART Cortex Microcontroller Software Interface Standard (CMSIS) driver. And this driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage methord please refer to http://www.-keil.com/pack/doc/cmsis/Driver/html/index.html.

The UART driver includes transactional APIs.

Transactional APIs can be used to enable the peripheral quickly and in the application if the code size and performance of transactional APIs can satisfy the requirements. If the code size and performance are critical requirements please write custom code.

14.5.1 Function groups

14.5.1.1 UART CMSIS GetVersion Operation

This function group will return the UART CMSIS Driver version to user.

14.5.1.2 UART CMSIS GetCapabilities Operation

This function group will return the capabilities of this driver.

14.5.1.3 UART CMSIS Initialize and Uninitialize Operation

This function will initialize and uninitialize the uart instance. And this API must be called before you configure an uart instance or after you Deinit an uart instance. The right steps to start an instance is that you must initialize the instance which been slected firstly, then you can power on the instance. After these all have been done, you can configure the instance by using control operation. If you want to Uninitialize the instance, you must power off the instance first.

14.5.1.4 UART CMSIS Transfer Operation

This function group controls the transfer, send/receive data.

14.5.1.5 UART CMSIS Status Operation

This function group gets the UART transfer status.

14.5.1.6 UART CMSIS Control Operation

This function can configure an instance ,set baudrate for uart, get current baudrate ,set transfer data bits and other control command.

Chapter 15

MU: Messaging Unit

15.1 **Overview**

The MCUXpresso SDK provides a driver for the MU module of MCUXpresso SDK devices.

15.2 **Function description**

The MU driver provides these functions:

- Functions to initialize the MU module.
- Functions to send and receive messages.
- Functions for MU flags for both MU sides.
- Functions for status flags and interrupts.
- Other miscellaneous functions.

15.2.1 **MU** initialization

The function MU_Init() initializes the MU module and enables the MU clock. It should be called before any other MU functions.

The function MU_Deinit() deinitializes the MU module and disables the MU clock. No MU functions can be called after this function.

15.2.2 MU message

The MU message must be sent when the transmit register is empty. The MU driver provides blocking API and non-blocking API to send message.

The MU_SendMsgNonBlocking() function writes a message to the MU transmit register without checking the transmit register status. The upper layer should check that the transmit register is empty before calling this function. This function can be used in the ISR for better performance.

The MU_SendMsg() function is a blocking function. It waits until the transmit register is empty and sends the message.

Correspondingly, there are blocking and non-blocking APIs for receiving a message. The MU_ReadMsg-NonBlocking() function is a non-blocking API. The MU ReadMsg() function is the blocking API.

15.2.3 MU flags

The MU driver provides 3-bit general purpose flags. When the flags are set on one side, they are reflected on the other side.

The MU flags must be set when the previous flags have been updated to the other side. The MU driver provides a non-blocking function and a blocking function. The blocking function MU_SetFlags() waits until previous flags have been updated to the other side and then sets flags. The non-blocking function sets the flags directly. Ensure that the kMU_FlagsUpdatingFlag is not pending before calling this function.

The function MU_GetFlags() gets the MU flags on the current side.

15.2.4 Status and interrupt

The function MU_GetStatusFlags() returns all MU status flags. Use the _mu_status_flags to check for specific flags, for example, to check RX0 and RX1 register full, use the following code:

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/mu The receive full flags are cleared automatically after messages are read out. The transmit empty flags are cleared automatically after new messages are written to the transmit register. The general purpose interrupt flags must be cleared manually using the function MU_ClearStatusFlags().

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/mu To enable or disable a specific interrupt, use MU_EnableInterrupts() and MU_DisableInterrupts() functions. The interrupts to enable or disable should be passed in as a bit mask of the _mu_interrupt_enable.

The MU_TriggerInterrupts() function triggers general purpose interrupts and NMI to the other core. The interrupts to trigger are passed in as a bit mask of the _mu_interrupt_trigger. If previously triggered interrupts have not been processed by the other side, this function returns an error.

15.2.5 MU misc functions

The MU_BootCoreB() and MU_HoldCoreBReset() functions should only be used from A side. They are used to boot the core B or to hold core B in reset.

The MU_ResetBothSides() function resets MU at both A and B sides. However, only the A side can call this function.

If a core enters stop mode, the platform clock of this core is disabled by default. The function MU_Set-ClockOnOtherCoreEnable() forces the other core's platform clock to remain enabled even after that core has entered a stop mode. In this case, the other core's platform clock keeps running until the current core enters stop mode too.

Function MU GetOtherCorePowerMode() gets the power mode of the other core.

Enumerations

```
enum _mu_status_flags {
 kMU Tx0EmptyFlag = (1U \ll (MU SR TEn SHIFT + 3U)),
 kMU Tx1EmptyFlag = (1U << (MU SR TEn SHIFT + 2U)),
 kMU_Tx2EmptyFlag = (1U << (MU_SR_TEn_SHIFT + 1U)),
 kMU Tx3EmptyFlag = (1U \ll (MU SR TEn SHIFT + 0U)),
 kMU Rx0FullFlag = (1U << (MU SR RFn SHIFT + 3U)),
 kMU_Rx1FullFlag = (1U << (MU_SR_RFn_SHIFT + 2U)),
 kMU Rx2FullFlag = (1U << (MU SR RFn SHIFT + 1U)),
 kMU_Rx3FullFlag = (1U << (MU_SR_RFn_SHIFT + 0U)),
 kMU GenIntOFlag = (1U << (MU SR GIPn SHIFT + 3U)),
 kMU GenInt1Flag = (1U << (MU SR GIPn SHIFT + 2U)),
 kMU_GenInt2Flag = (1U << (MU_SR_GIPn_SHIFT + 1U)),
 kMU GenInt3Flag = (1U << (MU SR GIPn SHIFT + 0U)),
 kMU EventPendingFlag = MU SR EP MASK,
 kMU FlagsUpdatingFlag = MU_SR_FUP_MASK }
    MU status flags.
enum _mu_interrupt_enable {
 kMU Tx0EmptyInterruptEnable = (1U << (MU CR TIEn SHIFT + 3U)),
 kMU Tx1EmptyInterruptEnable = (1U << (MU CR TIEn SHIFT + 2U)),
 kMU Tx2EmptyInterruptEnable = (1U << (MU_CR_TIEn_SHIFT + 1U)),
 kMU Tx3EmptyInterruptEnable = (1U << (MU CR TIEn SHIFT + 0U)),
 kMU Rx0FullInterruptEnable = (1U << (MU CR RIEn SHIFT + 3U)),
 kMU_Rx1FullInterruptEnable = (1U << (MU_CR_RIEn_SHIFT + 2U)),
 kMU_Rx2FullInterruptEnable = (1U << (MU_CR_RIEn_SHIFT + 1U)),
 kMU Rx3FullInterruptEnable = (1U << (MU CR RIEn SHIFT + 0U)),
 kMU GenInt0InterruptEnable = (int)(1U << (MU CR GIEn SHIFT + 3U)),
 kMU GenInt1InterruptEnable = (1U << (MU CR GIEn SHIFT + 2U)),
 kMU_GenInt2InterruptEnable = (1U << (MU_CR_GIEn_SHIFT + 1U)),
 kMU GenInt3InterruptEnable = (1U << (MU CR GIEn SHIFT + 0U)) }
    MU interrupt source to enable.
enum _mu_interrupt_trigger {
 kMU_NmiInterruptTrigger = MU_CR_NMI_MASK,
 kMU_GenInt0InterruptTrigger = (1U << (MU_CR_GIRn_SHIFT + 3U)),
 kMU GenInt1InterruptTrigger = (1U << (MU CR GIRn SHIFT + 2U)),
 kMU GenInt2InterruptTrigger = (1U << (MU CR GIRn SHIFT + 1U)),
 kMU GenInt3InterruptTrigger = (1U << (MU CR GIRn SHIFT + 0U)) }
    MU interrupt that could be triggered to the other core.
enum mu_msg_reg_index_t
    MU message register.
```

Driver version

• #define FSL_MU_DRIVER_VERSION (MAKE_VERSION(2, 1, 2)) *MU driver version.*

MU initialization.

• void MU_Init (MU_Type *base)

Initializes the MU module.

• void MU Deinit (MU Type *base)

De-initializes the MU module.

MU Message

- static void MU_SendMsgNonBlocking (MU_Type *base, uint32_t regIndex, uint32_t msg) Writes a message to the TX register.
- void MU_SendMsg (MU_Type *base, uint32_t regIndex, uint32_t msg)

Blocks to send a message.

• static uint32 t MU ReceiveMsgNonBlocking (MU Type *base, uint32 t regIndex)

Reads a message from the RX register.

• uint32_t MU_ReceiveMsg (MU_Type *base, uint32_t regIndex)

Blocks to receive a message.

MU Flags

• static void MU_SetFlagsNonBlocking (MU_Type *base, uint32_t flags)

Sets the 3-bit MU flags reflect on the other MU side.

• void MU_SetFlags (MU_Type *base, uint32_t flags)

Blocks setting the 3-bit MU flags reflect on the other MU side.

• static uint32_t MU_GetFlags (MU_Type *base)

Gets the current value of the 3-bit MU flags set by the other side.

Status and Interrupt.

• static uint32_t MU_GetStatusFlags (MU_Type *base)

Gets the MU status flags.

• static uint32 t MU GetInterruptsPending (MU Type *base)

Gets the MU IRQ pending status.

• static void MU_ClearStatusFlags (MU_Type *base, uint32_t mask)

Clears the specific MU status flags.

• static void MU_EnableInterrupts (MU_Type *base, uint32_t mask)

Enables the specific MU interrupts.

• static void MU DisableInterrupts (MU Type *base, uint32 t mask)

Disables the specific MU interrupts.

• status_t MU_TriggerInterrupts (MU_Type *base, uint32_t mask)

Triggers interrupts to the other core.

• static void MU_ClearNmi (MU_Type *base)

Clear non-maskable interrupt (NMI) sent by the other core.

MU misc functions

• void MU BootCoreB (MU Type *base, mu core boot mode t mode)

Boots the core at B side.

• static void MU HoldCoreBReset (MU Type *base)

Holds the core reset of B side.

• void MU_BootOtherCore (MU_Type *base, mu_core_boot_mode_t mode)

Boots the other core.

• static void MU_HoldOtherCoreReset (MU_Type *base)

Holds the other core reset.

• static void MU_ResetBothSides (MU_Type *base)

Resets the MU for both A side and B side.

void MU_HardwareResetOtherCore (MU_Type *base, bool waitReset, bool holdReset, mu_core_boot_mode_t bootMode)

Hardware reset the other core.

• static void MU_SetClockOnOtherCoreEnable (MU_Type *base, bool enable)

Enables or disables the clock on the other core.

• static mu_power_mode_t MU_GetOtherCorePowerMode (MU_Type *base)

Gets the power mode of the other core.

15.3 Macro Definition Documentation

15.3.1 #define FSL_MU_DRIVER_VERSION (MAKE_VERSION(2, 1, 2))

15.4 Enumeration Type Documentation

15.4.1 enum _mu_status_flags

Enumerator

```
kMU_Tx1EmptyFlag TX1 empty.
kMU_Tx2EmptyFlag TX2 empty.
kMU_Tx3EmptyFlag TX3 empty.
kMU_Rx0FullFlag RX0 full.
kMU_Rx1FullFlag RX1 full.
kMU_Rx2FullFlag RX2 full.
kMU_Rx3FullFlag RX3 full.
kMU_GenInt0Flag General purpose interrupt 0 pending.
kMU_GenInt2Flag General purpose interrupt 1 pending.
kMU_GenInt3Flag General purpose interrupt 3 pending.
kMU_FlagsUpdatingFlag MU flags update is on-going.
```

15.4.2 enum mu_interrupt_enable

Enumerator

```
    kMU_Tx0EmptyInterruptEnable
    kMU_Tx1EmptyInterruptEnable
    kMU_Tx2EmptyInterruptEnable
    kMU_Tx3EmptyInterruptEnable
    TX1 empty.
    TX2 empty.
    TX3 empty.
```

kMU_Rx0FullInterruptEnable
 kMU_Rx1FullInterruptEnable
 kMU_Rx2FullInterruptEnable
 kMU_Rx3FullInterruptEnable
 kMU_GenInt0InterruptEnable
 kMU_GenInt1InterruptEnable
 kMU_GenInt2InterruptEnable
 kMU_GenInt3InterruptEnable
 General purpose interrupt 2.
 kMU_GenInt3InterruptEnable
 General purpose interrupt 3.

15.4.3 enum _mu_interrupt_trigger

Enumerator

kMU_NmiInterruptTrigger NMI interrupt.
 kMU_GenInt0InterruptTrigger General purpose interrupt 0.
 kMU_GenInt1InterruptTrigger General purpose interrupt 1.
 kMU_GenInt2InterruptTrigger General purpose interrupt 2.
 kMU_GenInt3InterruptTrigger General purpose interrupt 3.

15.5 Function Documentation

15.5.1 void MU Init (MU Type * base)

This function enables the MU clock only.

Parameters

base MU peripheral base address.

15.5.2 void MU_Deinit (MU_Type * base)

This function disables the MU clock only.

Parameters

base MU peripheral base address.

15.5.3 static void MU_SendMsgNonBlocking (MU_Type * base, uint32_t regIndex, uint32 t msg) [inline], [static]

This function writes a message to the specific TX register. It does not check whether the TX register is empty or not. The upper layer should make sure the TX register is empty before calling this function. This

function can be used in ISR for better performance.

```
* while (!(kMU_Tx0EmptyFlag & MU_GetStatusFlags(base))) { } Wait for TX0
     register empty.
* MU_SendMsqNonBlocking(base, kMU_MsgReg0, MSG_VAL); Write message to the TX0
     register.
```

Parameters

base	MU peripheral base address.
regIndex	TX register index, see mu_msg_reg_index_t.
msg	Message to send.

15.5.4 void MU SendMsg (MU Type * base, uint32 t regIndex, uint32 t msg)

This function waits until the TX register is empty and sends the message.

Parameters

base	MU peripheral base address.
regIndex	MU message register, see mu_msg_reg_index_t
msg	Message to send.

15.5.5 static uint32 t MU ReceiveMsgNonBlocking (MU Type * base, uint32 t regIndex) [inline], [static]

This function reads a message from the specific RX register. It does not check whether the RX register is full or not. The upper layer should make sure the RX register is full before calling this function. This function can be used in ISR for better performance.

```
* uint32_t msg;
* while (!(kMU_Rx0FullFlag & MU_GetStatusFlags(base)))
    Wait for the RXO register full.
* msg = MU_ReceiveMsgNonBlocking(base, kMU_MsgReg0); Read message from RX0
     register.
```

base	MU peripheral base address.
RX	register index, see mu_msg_reg_index_t.

Returns

The received message.

uint32 t MU ReceiveMsg (MU Type * base, uint32 t regIndex)

This function waits until the RX register is full and receives the message.

Parameters

base	MU peripheral base address.
regIndex	MU message register, see mu_msg_reg_index_t

Returns

The received message.

static void MU SetFlagsNonBlocking (MU Type * base, uint32 t flags) 15.5.7 [inline], [static]

This function sets the 3-bit MU flags directly. Every time the 3-bit MU flags are changed, the status flag kMU_FlagsUpdatingFlag asserts indicating the 3-bit MU flags are updating to the other side. After the 3-bit MU flags are updated, the status flag kMU FlagsUpdatingFlag is cleared by hardware. During the flags updating period, the flags cannot be changed. The upper layer should make sure the status flag kMU_FlagsUpdatingFlag is cleared before calling this function.

```
* while (kMU_FlagsUpdatingFlag & MU_GetStatusFlags(base))
    Wait for previous MU flags updating.
* MU_SetFlagsNonBlocking(base, OU); Set the mU flags.
```

base	MU peripheral base address.
flags	The 3-bit MU flags to set.

15.5.8 void MU_SetFlags (MU_Type * base, uint32_t flags)

This function blocks setting the 3-bit MU flags. Every time the 3-bit MU flags are changed, the status flag kMU_FlagsUpdatingFlag asserts indicating the 3-bit MU flags are updating to the other side. After the 3-bit MU flags are updated, the status flag kMU_FlagsUpdatingFlag is cleared by hardware. During the flags updating period, the flags cannot be changed. This function waits for the MU status flag kMU_FlagsUpdatingFlag cleared and sets the 3-bit MU flags.

Parameters

base	MU peripheral base address.
flags	The 3-bit MU flags to set.

15.5.9 static uint32_t MU_GetFlags (MU_Type * base) [inline], [static]

This function gets the current 3-bit MU flags on the current side.

Parameters

base MU peripheral base address.	
----------------------------------	--

Returns

flags Current value of the 3-bit flags.

15.5.10 static uint32_t MU_GetStatusFlags (MU_Type * base) [inline], [static]

This function returns the bit mask of the MU status flags. See _mu_status_flags.

```
* if (kMU_Tx1EmptyFlag & flags)
* {

* The TX1 register is empty. Message can be sent.

* MU_SendMsgNonBlocking(base, kMU_MsgReg1, MSG1_VAL);

* }

*
```

```
base MU peripheral base address.
```

Returns

Bit mask of the MU status flags, see _mu_status_flags.

15.5.11 static uint32_t MU_GetInterruptsPending (MU_Type * base) [inline], [static]

This function returns the bit mask of the pending MU IRQs.

Parameters

```
base MU peripheral base address.
```

Returns

Bit mask of the MU IRQs pending.

15.5.12 static void MU_ClearStatusFlags (MU_Type * base, uint32_t mask) [inline], [static]

This function clears the specific MU status flags. The flags to clear should be passed in as bit mask. See _mu_status_flags.

base	MU peripheral base address.
mask	Bit mask of the MU status flags. See _mu_status_flags. The following flags are cleared by hardware, this function could not clear them. • kMU_Tx0EmptyFlag • kMU_Tx1EmptyFlag • kMU_Tx2EmptyFlag • kMU_Tx3EmptyFlag • kMU_Rx0FullFlag • kMU_Rx1FullFlag • kMU_Rx2FullFlag • kMU_Rx3FullFlag • kMU_EventPendingFlag • kMU_FlagsUpdatingFlag • kMU_FlagsUpdatingFlag • kMU_OtherSideInResetFlag

15.5.13 static void MU_EnableInterrupts (MU_Type * base, uint32_t mask) [inline], [static]

This function enables the specific MU interrupts. The interrupts to enable should be passed in as bit mask. See _mu_interrupt_enable.

Parameters

base	MU peripheral base address.
mask	Bit mask of the MU interrupts. See _mu_interrupt_enable.

15.5.14 static void MU_DisableInterrupts (MU_Type * base, uint32_t mask) [inline], [static]

This function disables the specific MU interrupts. The interrupts to disable should be passed in as bit mask. See _mu_interrupt_enable.

base	MU peripheral base address.
mask	Bit mask of the MU interrupts. See _mu_interrupt_enable.

15.5.15 status_t MU TriggerInterrupts (MU Type * base, uint32 t mask)

This function triggers the specific interrupts to the other core. The interrupts to trigger are passed in as bit mask. See <u>_mu_interrupt_trigger</u>. The MU should not trigger an interrupt to the other core when the previous interrupt has not been processed by the other core. This function checks whether the previous interrupts have been processed. If not, it returns an error.

Parameters

base	MU peripheral base address.
mask	Bit mask of the interrupts to trigger. See _mu_interrupt_trigger.

Return values

kStatus_Success	Interrupts have been triggered successfully.
kStatus_Fail	Previous interrupts have not been accepted.

15.5.16 static void MU_ClearNmi(MU_Type * base) [inline], [static]

This function clears non-maskable interrupt (NMI) sent by the other core.

Parameters

base	MU peripheral base address.

15.5.17 void MU_BootCoreB (MU_Type * base, mu_core_boot_mode_t mode)

This function sets the B side core's boot configuration and releases the core from reset.

base	MU peripheral base address.
mode	Core B boot mode.

Note

Only MU side A can use this function.

15.5.18 static void MU HoldCoreBReset (MU Type * base) [inline], [static]

This function causes the core of B side to be held in reset following any reset event.

Parameters

base	MU peripheral base address.
------	-----------------------------

Note

Only A side could call this function.

15.5.19 void MU_BootOtherCore (MU_Type * base, mu_core_boot_mode_t mode

This function boots the other core with a boot configuration.

Parameters

base	MU peripheral base address.
mode	The other core boot mode.

15.5.20 static void MU HoldOtherCoreReset (MU Type * base) [inline], [static]

This function causes the other core to be held in reset following any reset event.

base	MU peripheral base address.
------	-----------------------------

static void MU_ResetBothSides (MU_Type * base) [inline], 15.5.21 [static]

This function resets the MU for both A side and B side. Before reset, it is recommended to interrupt processor B, because this function may affect the ongoing processor B programs.

Parameters

base	MU peripheral base address.
	1 1

Note

For some platforms, only MU side A could use this function, check reference manual for details.

15.5.22 void MU HardwareResetOtherCore (MU Type * base, bool waitReset, bool holdReset, mu core boot mode t bootMode)

This function resets the other core, the other core could mask the hardware reset by calling MU_Mask-Hardware Reset. The hardware reset mask feature is only available for some platforms. This function could be used together with MU BootOtherCore to control the other core reset workflow.

Example 1: Reset the other core, and no hold reset

```
* MU_HardwareResetOtherCore(MU_A, true, false, bootMode);
```

In this example, the core at MU side B will reset with the specified boot mode.

Example 2: Reset the other core and hold it, then boot the other core later.

```
\star Here the other core enters reset, and the reset is hold
* MU_HardwareResetOtherCore(MU_A, true, true, modeDontCare);
* Current core boot the other core when necessary.
* MU_BootOtherCore(MU_A, bootMode);
```

base	MU peripheral base address.
waitReset	Wait the other core enters reset. • true: Wait until the other core enters reset, if the other core has masked the hardware reset, then this function will be blocked. • false: Don't wait the reset.
holdReset	 Hold the other core reset or not. true: Hold the other core in reset, this function returns directly when the other core enters reset. false: Don't hold the other core in reset, this function waits until the other core out of reset.
bootMode	Boot mode of the other core, if holdReset is true, this parameter is useless.

15.5.23 static void MU_SetClockOnOtherCoreEnable (MU_Type * base, bool enable) [inline], [static]

This function enables or disables the platform clock on the other core when that core enters a stop mode. If disabled, the platform clock for the other core is disabled when it enters stop mode. If enabled, the platform clock keeps running on the other core in stop mode, until this core also enters stop mode.

Parameters

base	MU peripheral base address.
enable	Enable or disable the clock on the other core.

15.5.24 static mu_power_mode_t MU_GetOtherCorePowerMode (MU_Type * base) [inline], [static]

This function gets the power mode of the other core.

Parameters

base	MU peripheral base address.

Returns

Power mode of the other core.

Chapter 16

PDM: Microphone Interface

16.1 Overview

Modules

- PDM Driver
- PDM SDMA Driver

16.2 Typical use case

16.3 PDM Driver

16.3.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Microphone Interface (PDM) module of MC-UXpresso SDK devices.

PDM driver includes functional APIs and transactional APIs.

Functional APIs target low-level APIs. Functional APIs can be used for PDM initialization, configuration, and operation for the optimization and customization purpose. Using the functional API requires the knowledge of the PDM peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. PDM functional operation groups provide the functional API set.

Transactional APIs target high-level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional API implementation and write a custom code. Initialize the handle by calling the PDM_TransferCreateHandle() API.

Transactional APIs support asynchronous transfer. This means that the functions PDM_TransferReceive-NonBlocking() set up the interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with kStatus_PDM_Idle status.

16.3.2 Typical use case

16.3.2.1 PDM receive using an interrupt method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/pdm_interrupt

16.3.2.2 PDM receive using a SDMA method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/pdm/pdm_sdma_transfer

16.3.2.3 PDM receive using a EDMA method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/pdm/pdm_edma_transfer Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOAR-D>/driver_examples/pdm/pdm_sai_edma Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/pdm/pdm_sai_multi_channel_edma

16.3.2.4 PDM receive using a transactional method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/pdm/pdm_interrupt_transfer

Data Structures

- struct pdm_channel_config_t
 - PDM channel configurations. More...
- struct pdm_config_t
 - PDM user configuration structure. More...
- struct pdm_hwvad_config_t
 - PDM voice activity detector user configuration structure. More...
- struct pdm_hwvad_noise_filter_t
 - PDM voice activity detector noise filter user configuration structure. More...
- struct pdm hwvad zero cross detector t
 - PDM voice activity detector zero cross detector configuration structure. More...
- struct pdm_transfer_t
 - PDM SDMA transfer structure. More...
- struct pdm_hwvad_notification_t
 - PDM HWVAD notification structure. More...
- struct pdm_handle_t
 - PDM handle structure, More...

Macros

• #define PDM_XFER_QUEUE_SIZE (4U) PDM XFER QUEUE SIZE.

Typedefs

- typedef void(* pdm_transfer_callback_t)(PDM_Type *base, pdm_handle_t *handle, status_t status, void *userData)
 - PDM transfer callback prototype.
- typedef void(* pdm_hwvad_callback_t)(status_t status, void *userData)

 *PDM HWVAD callback prototype.

Enumerations

```
    enum {

 kStatus PDM Busy = MAKE STATUS(kStatusGroup PDM, 0),
 kStatus_PDM_FIFO_ERROR = MAKE_STATUS(kStatusGroup_PDM, 2),
 kStatus_PDM_QueueFull = MAKE_STATUS(kStatusGroup_PDM, 3),
 kStatus_PDM_Idle = MAKE_STATUS(kStatusGroup_PDM, 4),
 kStatus PDM Output ERROR = MAKE STATUS(kStatusGroup PDM, 5),
 kStatus PDM ChannelConfig Failed = MAKE STATUS(kStatusGroup PDM, 6),
 kStatus_PDM_HWVAD_voiceDetected = MAKE_STATUS(kStatusGroup_PDM, 7),
 kStatus_PDM_HWVAD_Error = MAKE_STATUS(kStatusGroup_PDM, 8) }
    PDM return status.
enum _pdm_interrupt_enable {
 kPDM ErrorInterruptEnable = PDM CTRL 1 ERREN MASK.
 kPDM_FIFOInterruptEnable = PDM_CTRL_1_DISEL(2U) }
    The PDM interrupt enable flag.
enum _pdm_internal_status {
 kPDM_StatusDfBusyFlag = (int)PDM_STAT_BSY_FIL_MASK,
 kPDM_StatusFIRFilterReady = PDM_STAT_FIR_RDY_MASK,
 kPDM_StatusCh0FifoDataAvaliable = PDM_STAT_CH0F_MASK,
 kPDM_StatusCh1FifoDataAvaliable = PDM_STAT_CH1F_MASK,
 kPDM StatusCh2FifoDataAvaliable = PDM STAT CH2F MASK,
 kPDM StatusCh3FifoDataAvaliable = PDM STAT CH3F MASK,
 kPDM StatusCh4FifoDataAvaliable = PDM STAT CH4F MASK,
 kPDM StatusCh5FifoDataAvaliable = PDM STAT CH5F MASK,
 kPDM_StatusCh6FifoDataAvaliable = PDM_STAT_CH6F_MASK,
 kPDM_StatusCh7FifoDataAvaliable = PDM_STAT_CH7F_MASK }
    The PDM status.
• enum pdm channel enable mask {
 kPDM_EnableChannel0 = PDM_STAT_CH0F_MASK,
 kPDM EnableChannel1 = PDM STAT CH1F MASK,
 kPDM_EnableChannel2 = PDM_STAT_CH2F_MASK,
 kPDM EnableChannel3 = PDM STAT CH3F MASK,
 kPDM EnableChannel4 = PDM STAT CH4F MASK,
 kPDM_EnableChannel5 = PDM_STAT_CH5F_MASK,
 kPDM_EnableChannel6 = PDM_STAT_CH6F_MASK,
 kPDM EnableChannel7 = PDM STAT CH7F MASK }
    PDM channel enable mask.
enum _pdm_fifo_status {
```

```
kPDM FifoStatusUnderflowCh0 = PDM FIFO STAT FIFOUNDO MASK.
 kPDM_FifoStatusUnderflowCh1 = PDM_FIFO_STAT_FIFOUND1_MASK,
 kPDM FifoStatusUnderflowCh2 = PDM FIFO STAT FIFOUND2 MASK,
 kPDM_FifoStatusUnderflowCh3 = PDM_FIFO_STAT_FIFOUND3_MASK,
 kPDM FifoStatusUnderflowCh4 = PDM FIFO STAT FIFOUND4 MASK,
 kPDM FifoStatusUnderflowCh5 = PDM FIFO STAT FIFOUND5 MASK,
 kPDM_FifoStatusUnderflowCh6 = PDM_FIFO_STAT_FIFOUND6_MASK,
 kPDM_FifoStatusUnderflowCh7 = PDM_FIFO_STAT_FIFOUND6_MASK,
 kPDM FifoStatusOverflowCh0 = PDM FIFO STAT FIFOOVF0 MASK.
 kPDM_FifoStatusOverflowCh1 = PDM_FIFO_STAT_FIFOOVF1_MASK,
 kPDM FifoStatusOverflowCh2 = PDM FIFO STAT FIFOOVF2 MASK,
 kPDM FifoStatusOverflowCh3 = PDM FIFO STAT FIFOOVF3 MASK,
 kPDM FifoStatusOverflowCh4 = PDM FIFO STAT FIFOOVF4 MASK,
 kPDM FifoStatusOverflowCh5 = PDM FIFO STAT_FIFOOVF5_MASK,
 kPDM_FifoStatusOverflowCh6 = PDM_FIFO_STAT_FIFOOVF6_MASK,
 kPDM FifoStatusOverflowCh7 = PDM FIFO STAT FIFOOVF7 MASK }
   The PDM fifo status.
enum _pdm_output_status {
 kPDM OutputStatusUnderFlowCh0 = PDM OUT STAT OUTUNFO MASK,
 kPDM_OutputStatusUnderFlowCh1 = PDM_OUT_STAT_OUTUNF1_MASK,
 kPDM OutputStatusUnderFlowCh2 = PDM OUT STAT OUTUNF2 MASK,
 kPDM_OutputStatusUnderFlowCh3 = PDM_OUT_STAT_OUTUNF3_MASK,
 kPDM OutputStatusUnderFlowCh4 = PDM OUT STAT OUTUNF4 MASK,
 kPDM_OutputStatusUnderFlowCh5 = PDM_OUT_STAT_OUTUNF5_MASK,
 kPDM OutputStatusUnderFlowCh6 = PDM OUT STAT OUTUNF6 MASK,
 kPDM OutputStatusUnderFlowCh7 = PDM OUT STAT OUTUNF7 MASK,
 kPDM_OutputStatusOverFlowCh0 = PDM_OUT_STAT_OUTOVF0_MASK,
 kPDM OutputStatusOverFlowCh1 = PDM OUT STAT OUTOVF1 MASK,
 kPDM_OutputStatusOverFlowCh2 = PDM_OUT_STAT_OUTOVF2_MASK,
 kPDM_OutputStatusOverFlowCh3 = PDM_OUT_STAT_OUTOVF3_MASK,
 kPDM OutputStatusOverFlowCh4 = PDM_OUT_STAT_OUTOVF4_MASK,
 kPDM OutputStatusOverFlowCh5 = PDM OUT STAT OUTOVF5 MASK,
 kPDM OutputStatusOverFlowCh6 = PDM OUT STAT OUTOVF6 MASK,
 kPDM OutputStatusOverFlowCh7 = PDM OUT STAT OUTOVF7 MASK }
   The PDM output status.
enum pdm_dc_remover_t {
 kPDM DcRemoverCutOff21Hz = 0U.
 kPDM_DcRemoverCutOff83Hz = 1U,
 kPDM DcRemoverCutOff152Hz = 2U,
 kPDM_DcRemoverBypass = 3U }
   PDM DC remover configurations.
enum pdm_df_quality_mode_t {
```

```
kPDM QualityModeMedium = 0U,
 kPDM_QualityModeHigh = 1U,
 kPDM QualityModeLow = 7U,
 kPDM_QualityModeVeryLow0 = 6U,
 kPDM QualityModeVeryLow1 = 5U,
 kPDM QualityModeVeryLow2 = 4U }
    PDM decimation filter quality mode.
enum _pdm_qulaity_mode_k_factor {
 kPDM QualityModeHighKFactor = 1U,
 kPDM QualityModeMediumKFactor = 2U,
 kPDM_QualityModeLowKFactor = 4U,
 kPDM_QualityModeVeryLow2KFactor = 8U }
    PDM quality mode K factor.
enum pdm_df_output_gain_t {
 kPDM DfOutputGain0 = 0U,
 kPDM DfOutputGain1 = 1U,
 kPDM_DfOutputGain2 = 2U,
 kPDM DfOutputGain3 = 3U,
 kPDM_DfOutputGain4 = 4U,
 kPDM_DfOutputGain5 = 5U,
 kPDM DfOutputGain6 = 6U,
 kPDM_DfOutputGain7 = 7U,
 kPDM_DfOutputGain8 = 8U,
 kPDM DfOutputGain9 = 9U,
 kPDM DfOutputGain10 = 0xAU,
 kPDM DfOutputGain11 = 0xBU,
 kPDM DfOutputGain12 = 0xCU,
 kPDM_DfOutputGain13 = 0xDU,
 kPDM DfOutputGain14 = 0xEU,
 kPDM_DfOutputGain15 = 0xFU }
    PDM decimation filter output gain.
enum _pdm_data_width { kPDM_DataWdith16 = 2U }
    PDM data width.
• enum pdm hwvad interrupt enable {
 kPDM_HwvadErrorInterruptEnable = PDM_VAD0_CTRL_1_VADERIE_MASK,
 kPDM_HwvadInterruptEnable = PDM_VAD0_CTRL_1_VADIE_MASK }
    PDM voice activity detector interrupt type.
enum _pdm_hwvad_int_status {
 kPDM HwvadStatusInputSaturation = PDM VAD0 STAT VADINSATF MASK,
 kPDM HwvadStatusVoiceDetectFlag = PDM VAD0 STAT VADIF MASK }
    The PDM hwvad interrupt status flag.
enum pdm_hwvad_hpf_config_t {
 kPDM HwvadHpfBypassed = 0x0U,
 kPDM_HwvadHpfCutOffFreq1750Hz = 0x1U,
 kPDM HwvadHpfCutOffFreq215Hz = 0x2U,
 kPDM_HwvadHpfCutOffFreq102Hz = 0x3U }
```

```
    High pass filter configure cut-off frequency.
    enum pdm_hwvad_filter_status_t {
        kPDM_HwvadInternalFilterNormalOperation = 0U,
        kPDM_HwvadInternalFilterInitial = PDM_VAD0_CTRL_1_VADST10_MASK }
        HWVAD internal filter status.
    enum pdm_hwvad_zcd_result_t {
        kPDM_HwvadResultOREnergyBasedDetection,
        kPDM_HwvadResultANDEnergyBasedDetection }
        PDM voice activity detector zero cross detector result.
```

Driver version

• #define FSL_PDM_DRIVER_VERSION (MAKE_VERSION(2, 8, 0)) Version 2.8.0.

Initialization and deinitialization

- void PDM_Init (PDM_Type *base, const pdm_config_t *config)

 Initializes the PDM peripheral.
- void PDM_Deinit (PDM_Type *base)

De-initializes the PDM peripheral.

• static void PDM_Reset (PDM_Type *base)

Resets the PDM module.

• static void PDM_Enable (PDM_Type *base, bool enable)

Enables/disables PDM interface.

• static void PDM_EnableDoze (PDM_Type *base, bool enable)

Enables/disables DOZE.

• static void PDM_EnableDebugMode (PDM_Type *base, bool enable)

Enables/disables debug mode for PDM.

• static void PDM_EnableInDebugMode (PDM_Type *base, bool enable)

Enables/disables PDM interface in debug mode.

- static void PDM_EnterLowLeakageMode (PDM_Type *base, bool enable) Enables/disables PDM interface disable/Low Leakage mode.
- static void PDM_EnableChannel (PDM_Type *base, uint8_t channel, bool enable)
- Enables/disables the PDM channel.
- void PDM_SetChannelConfig (PDM_Type *base, uint32_t channel, const pdm_channel_config_t *config)

PDM one channel configurations.

• status_t PDM_SetSampleRateConfig (PDM_Type *base, uint32_t sourceClock_HZ, uint32_t sampleRate_HZ)

PDM set sample rate.

• status_t PDM_SetSampleRate (PDM_Type *base, uint32_t enableChannelMask, pdm_df_quality_mode_t qualityMode, uint8_t osr, uint32_t clkDiv)

PDM set sample rate.

• uint32_t PDM_GetInstance (PDM_Type *base)

Get the instance number for PDM.

Status

- static uint32_t PDM_GetStatus (PDM_Type *base)
 - Gets the PDM internal status flag.
- static uint32_t PDM_GetFifoStatus (PDM_Type *base)
 - Gets the PDM FIFO status flag.
- static uint32 t PDM GetOutputStatus (PDM Type *base)
 - Gets the PDM output status flag.
- static void PDM_ClearStatus (PDM_Type *base, uint32_t mask)
 - Clears the PDM Tx status.
- static void PDM ClearFIFOStatus (PDM Type *base, uint32 t mask)
 - Clears the PDM Tx status.
- static void PDM_ClearOutputStatus (PDM_Type *base, uint32_t mask)

Clears the PDM output status.

Interrupts

- void PDM_EnableInterrupts (PDM_Type *base, uint32_t mask)
 - Enables the PDM interrupt requests.
- static void PDM_DisableInterrupts (PDM_Type *base, uint32_t mask)

Disables the PDM interrupt requests.

DMA Control

- static void PDM EnableDMA (PDM Type *base, bool enable)
 - Enables/disables the PDM DMA requests.
- static uint32_t PDM_GetDataRegisterAddress (PDM_Type *base, uint32_t channel)

Gets the PDM data register address.

Bus Operations

- void PDM_ReadFifo (PDM_Type *base, uint32_t startChannel, uint32_t channelNums, void *buffer, size_t size, uint32_t dataWidth)
 - PDM read fifo.
- void PDM_SetChannelGain (PDM_Type *base, uint32_t channel, pdm_df_output_gain_t gain) Set the PDM channel gain.

Voice Activity Detector

- void PDM_SetHwvadConfig (PDM_Type *base, const pdm_hwvad_config_t *config)

 Configure voice activity detector.
- static void PDM_ForceHwvadOutputDisable (PDM_Type *base, bool enable)
 - PDM hwvad force output disable.
- static void PDM_ResetHwvad (PDM_Type *base)

PDM hwvad reset.

• static void PDM EnableHwvad (PDM Type *base, bool enable)

Enable/Disable Voice activity detector.

static void PDM_EnableHwvadInterrupts (PDM_Type *base, uint32_t mask)

Enables the PDM Voice Detector interrupt requests.

• static void PDM DisableHwvadInterrupts (PDM Type *base, uint32 t mask)

Disables the PDM Voice Detector interrupt requests.

• static void PDM ClearHwvadInterruptStatusFlags (PDM Type *base, uint32 t mask)

Clears the PDM voice activity detector status flags.

static uint32 t PDM GetHwvadInterruptStatusFlags (PDM Type *base)

Clears the PDM voice activity detector status flags.

• static uint32_t PDM_GetHwvadInitialFlag (PDM_Type *base)

Get the PDM voice activity detector initial flags.

• static uint32 t PDM GetHwvadVoiceDetectedFlag (PDM Type *base)

Get the PDM voice activity detector voice detected flags.

• static void PDM_EnableHwvadSignalFilter (PDM_Type *base, bool enable)

Enables/disables voice activity detector signal filter.

• void PDM_SetHwvadSignalFilterConfig (PDM_Type *base, bool enableMaxBlock, uint32_t signalGain)

Configure voice activity detector signal filter.

• void PDM_SetHwvadNoiseFilterConfig (PDM_Type *base, const pdm_hwvad_noise_filter_t *config)

Configure voice activity detector noise filter.

• static void PDM_EnableHwvadZeroCrossDetector (PDM_Type *base, bool enable)

Enables/disables voice activity detector zero cross detector.

 void PDM SetHwvadZeroCrossDetectorConfig (PDM Type *base, const pdm hwvad zero cross-_detector_t *config)

Configure voice activity detector zero cross detector.

• static uint16 t PDM GetNoiseData (PDM Type *base)

Reads noise data.

• static void PDM SetHwvadInternalFilterStatus (PDM Type *base, pdm hwvad filter status t status)

set hwyad internal filter status .

• void PDM_SetHwvadInEnvelopeBasedMode (PDM_Type *base, const pdm_hwvad_config_t *hwvadConfig, const pdm hwvad noise filter t *noiseConfig, const pdm hwvad zero cross detector t *zcdConfig, uint32 t signalGain)

set HWVAD in envelope based mode.

• void PDM SetHwvadInEnergyBasedMode (PDM Type *base, const pdm hwvad config t *hwvadConfig, const pdm_hwvad_noise_filter_t *noiseConfig, const pdm_hwvad_zero_crossdetector t *zcdConfig, uint32 t signalGain)

brief set HWVAD in energy based mode.

• void PDM_EnableHwvadInterruptCallback (PDM_Type *base, pdm_hwvad_callback_t vad-Callback, void *userData, bool enable)

Enable/Disable hwvad callback.

Transactional

• void PDM_TransferCreateHandle (PDM_Type *base, pdm_handle_t *handle, pdm_transfer_callback_t callback, void *userData)

Initializes the PDM handle.

• status_t PDM_TransferSetChannelConfig (PDM_Type *base, pdm_handle_t *handle, uint32_t channel, const pdm_channel_config_t *config, uint32_t format)

PDM set channel transfer config.

status_t PDM_TransferReceiveNonBlocking (PDM_Type *base, pdm_handle_t *handle, pdm_-transfer t *xfer)

Performs an interrupt non-blocking receive transfer on PDM.

• void PDM_TransferAbortReceive (PDM_Type *base, pdm_handle_t *handle)

Aborts the current IRQ receive.

• void PDM_TransferHandleIRQ (PDM_Type *base, pdm_handle_t *handle)

Tx interrupt handler.

16.3.3 Data Structure Documentation

16.3.3.1 struct pdm_channel_config_t

Data Fields

pdm_dc_remover_t cutOffFreq

DC remover cut off frequency.

• pdm_df_output_gain_t gain

Decimation Filter Output Gain.

16.3.3.2 struct pdm config t

Data Fields

bool enableDoze

This module will enter disable/low leakage mode if DOZEN is active with ipg_doze is asserted.

• uint8 t fifoWatermark

Watermark value for FIFO.

pdm_df_quality_mode_t qualityMode

Quality mode.

• uint8 t cicOverSampleRate

CIC filter over sampling rate.

16.3.3.3 struct pdm hwvad config t

Data Fields

• uint8 t channel

Which channel uses voice activity detector.

• uint8 t initializeTime

Number of frames or samples to initialize voice activity detector.

• uint8_t cicOverSampleRate

CIC filter over sampling rate.

uint8_t inputGain

Voice activity detector input gain.

• uint32 t frameTime

Voice activity frame time.

pdm_hwvad_hpf_config_t cutOffFreq

High pass filter cut off frequency.

bool enableFrameEnergy

If frame energy enabled, true means enable.

• bool enablePreFilter

If pre-filter enabled.

Field Documentation

(1) uint8 t pdm hwvad config t::initializeTime

16.3.3.4 struct pdm hwvad noise filter t

Data Fields

• bool enableAutoNoiseFilter

If noise fileter automatically activated, true means enable.

• bool enableNoiseMin

If Noise minimum block enabled, true means enabled.

bool enableNoiseDecimation

If enable noise input decimation.

• bool enableNoiseDetectOR

Enables a OR logic in the output of minimum noise estimator block.

• uint32 t noiseFilterAdjustment

The adjustment value of the noise filter.

• uint32_t noiseGain

Gain value for the noise energy or envelope estimated.

16.3.3.5 struct pdm hwvad zero cross detector t

Data Fields

• bool enableAutoThreshold

If ZCD auto-threshold enabled, true means enabled.

• pdm hwvad zcd result t zcdAnd

Is ZCD result is AND'ed with energy-based detection, false means OR'ed.

• uint32_t threshold

The adjustment value of the noise filter.

• uint32_t adjustmentThreshold

Gain value for the noise energy or envelope estimated.

Field Documentation

(1) bool pdm_hwvad_zero_cross_detector_t::enableAutoThreshold

16.3.3.6 struct pdm_transfer_t

Data Fields

• volatile uint8_t * data

Data start address to transfer.

• volatile size_t dataSize

Total Transfer bytes size.

Field Documentation

- (1) volatile uint8_t* pdm_transfer_t::data
- (2) volatile size t pdm transfer t::dataSize
- 16.3.3.7 struct pdm_hwvad_notification_t
- 16.3.3.8 struct pdm handle

PDM handle.

Data Fields

• uint32 t state

Transfer status.

• pdm_transfer_callback_t callback

Callback function called at transfer event.

void * userData

Callback parameter passed to callback function.

• pdm transfer t pdmQueue [PDM XFER QUEUE SIZE]

Transfer queue storing queued transfer.

size_t transferSize [PDM_XFER_QUEUE_SIZE]

Data bytes need to transfer.

• volatile uint8_t queueUser

Index for user to queue transfer.

• volatile uint8_t queueDriver

Index for driver to get the transfer data and size.

• uint32 t format

data format

• uint8_t watermark

Watermark value.

uint8_t startChannel

end channel

• uint8_t channelNums

Enabled channel number.

16.3.4 Enumeration Type Documentation

16.3.4.1 anonymous enum

Enumerator

kStatus_PDM_Busy PDM is busy.

kStatus PDM FIFO ERROR PDM FIFO underrun or overflow.

kStatus_PDM_QueueFull PDM FIFO underrun or overflow.

kStatus PDM Idle PDM is idle.

kStatus PDM Output ERROR PDM is output error.

kStatus_PDM_ChannelConfig_Failed PDM channel config failed.

kStatus PDM HWVAD VoiceDetected PDM hwvad voice detected.

kStatus_PDM_HWVAD_Error PDM hwvad error.

16.3.4.2 enum pdm interrupt enable

Enumerator

kPDM_ErrorInterruptEnable PDM channel error interrupt enable. **kPDM** FIFOInterruptEnable PDM channel FIFO interrupt.

16.3.4.3 enum _pdm_internal_status

Enumerator

kPDM_StatusDfBusyFlag Decimation filter is busy processing data.

kPDM StatusFIRFilterReady FIR filter data is ready.

kPDM StatusCh0FifoDataAvaliable channel 0 fifo data reached watermark level kPDM StatusCh1FifoDataAvaliable channel 1 fifo data reached watermark level kPDM_StatusCh2FifoDataAvaliable channel 2 fifo data reached watermark level kPDM StatusCh3FifoDataAvaliable channel 3 fifo data reached watermark level kPDM StatusCh4FifoDataAvaliable channel 4 fifo data reached watermark level kPDM StatusCh5FifoDataAvaliable channel 5 fifo data reached watermark level kPDM StatusCh6FifoDataAvaliable channel 6 fifo data reached watermark level kPDM StatusCh7FifoDataAvaliable channel 7 fifo data reached watermark level

16.3.4.4 enum pdm channel enable mask

Enumerator

kPDM_EnableChannel0 channgel 0 enable mask kPDM EnableChannel1 channgel 1 enable mask kPDM_EnableChannel2 channgel 2 enable mask
 kPDM_EnableChannel3 channgel 3 enable mask
 kPDM_EnableChannel4 channel5 channgel 5 enable mask
 kPDM_EnableChannel6 channel6 channel7 channgel 7 enable mask

16.3.4.5 enum _pdm_fifo_status

Enumerator

kPDM FifoStatusUnderflowCh0 channel0 fifo status underflow kPDM FifoStatusUnderflowCh1 channel1 fifo status underflow kPDM_FifoStatusUnderflowCh2 channel2 fifo status underflow kPDM_FifoStatusUnderflowCh3 channel3 fifo status underflow kPDM FifoStatusUnderflowCh4 channel4 fifo status underflow kPDM FifoStatusUnderflowCh5 channel5 fifo status underflow kPDM_FifoStatusUnderflowCh6 channel6 fifo status underflow kPDM_FifoStatusUnderflowCh7 channel7 fifo status underflow kPDM_FifoStatusOverflowCh0 channel0 fifo status overflow kPDM_FifoStatusOverflowCh1 channel 1 fifo status overflow kPDM FifoStatusOverflowCh2 channel2 fifo status overflow kPDM_FifoStatusOverflowCh3 channel3 fifo status overflow kPDM FifoStatusOverflowCh4 channel4 fifo status overflow kPDM FifoStatusOverflowCh5 channel5 fifo status overflow kPDM_FifoStatusOverflowCh6 channel6 fifo status overflow kPDM FifoStatusOverflowCh7 channel7 fifo status overflow

16.3.4.6 enum _pdm_output_status

Enumerator

kPDM_OutputStatusUnderFlowCh0 channel0 output status underflow kPDM_OutputStatusUnderFlowCh1 channel1 output status underflow kPDM OutputStatusUnderFlowCh2 channel2 output status underflow kPDM OutputStatusUnderFlowCh3 channel3 output status underflow kPDM_OutputStatusUnderFlowCh4 channel4 output status underflow kPDM_OutputStatusUnderFlowCh5 channel5 output status underflow kPDM OutputStatusUnderFlowCh6 channel6 output status underflow kPDM_OutputStatusUnderFlowCh7 channel7 output status underflow channel0 output status overflow kPDM_OutputStatusOverFlowCh0 channel1 output status overflow kPDM_OutputStatusOverFlowCh1 kPDM OutputStatusOverFlowCh2 channel2 output status overflow

kPDM OutputStatusOverFlowCh3 channel3 output status overflow kPDM_OutputStatusOverFlowCh4 channel4 output status overflow kPDM_OutputStatusOverFlowCh5 channel5 output status overflow kPDM_OutputStatusOverFlowCh6 channel6 output status overflow kPDM OutputStatusOverFlowCh7 channel7 output status overflow

16.3.4.7 enum pdm_dc_remover_t

Enumerator

kPDM DcRemoverCutOff21Hz DC remover cut off 21HZ. kPDM_DcRemoverCutOff83Hz DC remover cut off 83HZ. kPDM_DcRemoverCutOff152Hz DC remover cut off 152HZ. **kPDM DcRemoverBypass** DC remover bypass.

16.3.4.8 enum pdm_df_quality_mode_t

Enumerator

kPDM QualityModeMedium quality mode memdium kPDM_QualityModeHigh quality mode high kPDM_QualityModeLow quality mode low kPDM_QualityModeVeryLow0 quality mode very low0 **kPDM** QualityModeVeryLow1 quality mode very low1 kPDM_QualityModeVeryLow2 quality mode very low2

16.3.4.9 enum _pdm_qulaity_mode_k_factor

Enumerator

kPDM_QualityModeHighKFactor high quality mode K factor = 1 / 2 kPDM QualityModeMediumKFactor medium/very low0 quality mode K factor = 2 / 2 **kPDM** QualityModeLowKFactor low/very low1 quality mode K factor = 4 / 2 kPDM_QualityModeVeryLow2KFactor very low2 quality mode K factor = 8 / 2

16.3.4.10 enum pdm df output gain t

Enumerator

kPDM_DfOutputGain0 Decimation filter output gain 0. kPDM_DfOutputGain1 Decimation filter output gain 1. **kPDM_DfOutputGain2** Decimation filter output gain 2.

```
kPDM DfOutputGain3 Decimation filter output gain 3.
kPDM_DfOutputGain4 Decimation filter output gain 4.
kPDM DfOutputGain5 Decimation filter output gain 5.
kPDM_DfOutputGain6 Decimation filter output gain 6.
kPDM DfOutputGain7 Decimation filter output gain 7.
kPDM DfOutputGain8 Decimation filter output gain 8.
kPDM_DfOutputGain9 Decimation filter output gain 9.
kPDM_DfOutputGain10 Decimation filter output gain 10.
kPDM DfOutputGain11 Decimation filter output gain 11.
kPDM_DfOutputGain12 Decimation filter output gain 12.
kPDM_DfOutputGain13 Decimation filter output gain 13.
kPDM DfOutputGain14 Decimation filter output gain 14.
kPDM_DfOutputGain15 Decimation filter output gain 15.
```

16.3.4.11 enum _pdm_data_width

Enumerator

kPDM_DataWdith16 PDM data width 16bit.

16.3.4.12 enum _pdm_hwvad_interrupt_enable

Enumerator

kPDM HwvadErrorInterruptEnable PDM channel HWVAD error interrupt enable. kPDM_HwvadInterruptEnable PDM channel HWVAD interrupt.

16.3.4.13 enum _pdm_hwvad_int_status

Enumerator

kPDM_HwvadStatusInputSaturation HWVAD saturation condition. kPDM_HwvadStatusVoiceDetectFlag HWVAD voice detect interrupt triggered.

16.3.4.14 enum pdm hwvad hpf config t

Enumerator

```
kPDM_HwvadHpfBypassed High-pass filter bypass.
kPDM HwvadHpfCutOffFreq1750Hz High-pass filter cut off frequency 1750HZ.
kPDM_HwvadHpfCutOffFreq215Hz High-pass filter cut off frequency 215HZ.
kPDM_HwvadHpfCutOffFreq102Hz High-pass filter cut off frequency 102HZ.
```

16.3.4.15 enum pdm hwvad filter status t

Enumerator

kPDM HwvadInternalFilterNormalOperation internal filter ready for normal operation kPDM_HwvadInternalFilterInitial interla filter are initial

16.3.4.16 enum pdm_hwvad_zcd_result_t

Enumerator

kPDM_HwvadResultOREnergyBasedDetection zero cross detector result will be OR with energy based detection

kPDM HwvadResultANDEnergyBasedDetection zero cross detector result will be AND with energy based detection

16.3.5 Function Documentation

16.3.5.1 void PDM_Init (PDM_Type * base, const pdm_config_t * config)

Ungates the PDM clock, resets the module, and configures PDM with a configuration structure. The configuration structure can be custom filled or set with default values by PDM GetDefaultConfig().

Note

This API should be called at the beginning of the application to use the PDM driver. Otherwise, accessing the PDM module can cause a hard fault because the clock is not enabled.

Parameters

base	PDM base pointer
config	PDM configuration structure.

16.3.5.2 void PDM_Deinit (PDM_Type * base)

This API gates the PDM clock. The PDM module can't operate unless PDM Init is called to enable the clock.

base	PDM base pointer
------	------------------

16.3.5.3 static void PDM_Reset (PDM_Type * base) [inline], [static]

Parameters

base	PDM base pointer

16.3.5.4 static void PDM_Enable (PDM_Type * base, bool enable) [inline], [static]

Parameters

base	PDM base pointer
enable	True means PDM interface is enabled, false means PDM interface is disabled.

16.3.5.5 static void PDM_EnableDoze (PDM_Type * base, bool enable) [inline], [static]

Parameters

base	PDM base pointer
enable	True means the module will enter Disable/Low Leakage mode when ipg_doze is asserted, false means the module will not enter Disable/Low Leakage mode when ipg_doze is asserted.

16.3.5.6 static void PDM_EnableDebugMode (PDM_Type * base, bool enable) [inline], [static]

The PDM interface cannot enter debug mode once in Disable/Low Leakage or Low Power mode.

base	PDM base pointer
enable	True means PDM interface enter debug mode, false means PDM interface in normal mode.

16.3.5.7 static void PDM_EnableInDebugMode (PDM_Type * base, bool enable) [inline], [static]

Parameters

base	PDM base pointer
enable	True means PDM interface is enabled debug mode, false means PDM interface is
	disabled after after completing the current frame in debug mode.

16.3.5.8 static void PDM EnterLowLeakageMode (PDM Type * base, bool enable) [inline], [static]

Parameters

base PD	PDM base pointer
	True means PDM interface is in disable/low leakage mode, False means PDM interface is in normal mode.

16.3.5.9 static void PDM_EnableChannel (PDM_Type * base, uint8_t channel, bool enable) [inline], [static]

Parameters

base	PDM base pointer
channel	PDM channel number need to enable or disable.
enable	True means enable PDM channel, false means disable.

16.3.5.10 void PDM_SetChannelConfig (PDM_Type * base, uint32_t channel, const pdm_channel_config_t * config)

base	PDM base pointer
config	PDM channel configurations.
channel	channel number. after completing the current frame in debug mode.

16.3.5.11 status_t PDM_SetSampleRateConfig (PDM_Type * base, uint32_t sourceClock_HZ, uint32_t sampleRate_HZ)

Note

This function is depend on the configuration of the PDM and PDM channel, so the correct call sequence is

```
* PDM_Init(base, pdmConfig)
* PDM_SetChannelConfig(base, channel, &channelConfig)
* PDM_SetSampleRateConfig(base, source, sampleRate)
```

Parameters

base	PDM base pointer
sourceClock HZ	PDM source clock frequency.
sampleRate_H- Z	PDM sample rate.

16.3.5.12 status_t PDM_SetSampleRate (PDM_Type * base, uint32_t enableChannelMask, pdm_df_quality_mode_t qualityMode, uint8_t osr, uint32_t clkDiv)

Deprecated Do not use this function. It has been superceded by PDM_SetSampleRateConfig

base	PDM base pointer
------	------------------

enable-	PDM channel enable mask.
ChannelMask	
qualityMode	quality mode.
osr	cic oversample rate
clkDiv	clock divider

16.3.5.13 uint32_t PDM_GetInstance (PDM_Type * base)

Parameters

base	PDM base pointer.
------	-------------------

16.3.5.14 static uint32_t PDM_GetStatus (PDM_Type * base) [inline], [static]

Use the Status Mask in _pdm_internal_status to get the status value needed

Parameters

base	PDM base pointer
------	------------------

Returns

PDM status flag value.

16.3.5.15 static uint32_t PDM_GetFifoStatus (PDM_Type * base) [inline], [static]

Use the Status Mask in _pdm_fifo_status to get the status value needed

Parameters

base	PDM base pointer
------	------------------

Returns

FIFO status.

16.3.5.16 static uint32_t PDM_GetOutputStatus (PDM_Type * base) [inline], [static]

Use the Status Mask in _pdm_output_status to get the status value needed

base	PDM base pointer
------	------------------

Returns

output status.

16.3.5.17 static void PDM_ClearStatus (PDM_Type * base, uint32_t mask) [inline], [static]

Parameters

base	PDM base pointer
mask	State mask. It can be a combination of the status between kPDM_StatusFrequency-
	Low and kPDM_StatusCh7FifoDataAvaliable.

16.3.5.18 static void PDM_ClearFIFOStatus (PDM_Type * base, uint32_t mask) [inline], [static]

Parameters

base	PDM base pointer
mask	State mask.It can be a combination of the status in _pdm_fifo_status.

16.3.5.19 static void PDM_ClearOutputStatus (PDM_Type * base, uint32_t mask) [inline], [static]

Parameters

base	PDM base pointer
mask	State mask. It can be a combination of the status in _pdm_output_status.

16.3.5.20 void PDM_EnableInterrupts (PDM_Type * base, uint32_t mask)

base	PDM base pointer
mask	 interrupt source The parameter can be a combination of the following sources if defined. kPDM_ErrorInterruptEnable kPDM_FIFOInterruptEnable

16.3.5.21 static void PDM_DisableInterrupts (PDM_Type * base, uint32_t mask) [inline], [static]

Parameters

base	PDM base pointer
mask	interrupt source The parameter can be a combination of the following sources if defined. • kPDM_ErrorInterruptEnable • kPDM_FIFOInterruptEnable

16.3.5.22 static void PDM_EnableDMA (PDM_Type * base, bool enable) [inline], [static]

Parameters

base	PDM base pointer
enable	True means enable DMA, false means disable DMA.

16.3.5.23 static uint32_t PDM_GetDataRegisterAddress (PDM_Type * base, uint32_t channel) [inline], [static]

This API is used to provide a transfer address for the PDM DMA transfer configuration.

base	PDM base pointer.
channel	Which data channel used.

Returns

data register address.

16.3.5.24 void PDM_ReadFifo (PDM_Type * base, uint32_t startChannel, uint32_t channelNums, void * buffer, size t size, uint32 t dataWidth)

Note

: This function support 16 bit only for IP version that only supports 16bit.

Parameters

base	PDM base pointer.
startChannel	start channel number.
channelNums	total enabled channelnums.
buffer	received buffer address.
size	number of samples to read.
dataWidth	sample width.

16.3.5.25 void PDM_SetChannelGain (PDM_Type * base, uint32_t channel, pdm_df_output_gain_t gain)

Please note for different quality mode, the valid gain value is different, reference RM for detail.

Parameters

base	PDM base pointer.
channel	PDM channel index.
gain	channel gain, the register gain value range is 0 - 15.

16.3.5.26 void PDM SetHwvadConfig (PDM Type * base, const pdm_hwvad_config_t * config)

base	PDM base pointer
config	Voice activity detector configure structure pointer.

16.3.5.27 static void PDM_ForceHwvadOutputDisable (PDM_Type * base, bool enable) [inline], [static]

Parameters

base	PDM base pointer
enable	true is output force disable, false is output not force.

16.3.5.28 static void PDM_ResetHwvad (PDM_Type * base) [inline], [static]

It will reset VADNDATA register and will clean all internal buffers, should be called when the PDM isn't running.

Parameters

base	PDM base pointer
------	------------------

static void PDM_EnableHwvad (PDM_Type * base, bool enable) [inline], 16.3.5.29 [static]

Should be called when the PDM isn't running.

Parameters

base	PDM base pointer.
enable	True means enable voice activity detector, false means disable.

16.3.5.30 static void PDM EnableHwvadInterrupts (PDM Type * base, uint32 t mask) [inline], [static]

base	PDM base pointer
mask	interrupt source The parameter can be a combination of the following sources if defined.
	kPDM_HWVADErrorInterruptEnable kPDM_HWVADInterruptEnable

16.3.5.31 static void PDM_DisableHwvadInterrupts (PDM_Type * base, uint32_t mask) [inline], [static]

Parameters

base	PDM base pointer
mask	interrupt source The parameter can be a combination of the following sources if defined. • kPDM_HWVADErrorInterruptEnable • kPDM_HWVADInterruptEnable

16.3.5.32 static void PDM_ClearHwvadInterruptStatusFlags (PDM_Type * base, uint32_t mask) [inline], [static]

Parameters

base	PDM base pointer
mask	State mask,reference _pdm_hwvad_int_status.

16.3.5.33 static uint32_t PDM_GetHwvadInterruptStatusFlags (PDM_Type * base) [inline], [static]

Returns

status, reference _pdm_hwvad_int_status

16.3.5.34 static uint32_t PDM_GetHwvadInitialFlag (PDM_Type * base) [inline], [static]

Parameters

base	PDM base pointer
------	------------------

Returns

initial flag.

16.3.5.35 static uint32_t PDM_GetHwvadVoiceDetectedFlag (PDM_Type * base) [inline], [static]

NOte: this flag is auto cleared when voice gone.

Parameters

base	PDM base pointer
------	------------------

Returns

voice detected flag.

16.3.5.36 static void PDM_EnableHwvadSignalFilter (PDM_Type * base, bool enable) [inline], [static]

base	PDM base pointer
enable	True means enable signal filter, false means disable.

16.3.5.37 void PDM_SetHwvadSignalFilterConfig (PDM_Type * base, bool enableMaxBlock, uint32_t signalGain)

Parameters

base	PDM base pointer
enableMax- Block	If signal maximum block enabled.
signalGain	Gain value for the signal energy.

16.3.5.38 void PDM SetHwvadNoiseFilterConfig (PDM Type * base, const $pdm_hwvad_noise_filter_t * config$)

Parameters

base	PDM base pointer
config	Voice activity detector noise filter configure structure pointer.

16.3.5.39 static void PDM_EnableHwvadZeroCrossDetector (PDM_Type * base, bool enable) [inline], [static]

Parameters

base	PDM base pointer
enable	True means enable zero cross detector, false means disable.

16.3.5.40 void PDM SetHwvadZeroCrossDetectorConfig (PDM Type * base, const pdm_hwvad_zero_cross_detector_t * config)

base	PDM base pointer
config	Voice activity detector zero cross detector configure structure pointer.

16.3.5.41 static uint16_t PDM_GetNoiseData (PDM_Type * base) [inline], [static]

Parameters

base	PDM base pointer.

Returns

Data in PDM noise data register.

16.3.5.42 static void PDM SetHwvadInternalFilterStatus (PDM Type * base, pdm_hwvad_filter_status_t status) [inline], [static]

Note: filter initial status should be asserted for two more cycles, then set it to normal operation.

Parameters

base	PDM base pointer.
status	internal filter status.

16.3.5.43 void PDM SetHwvadInEnvelopeBasedMode (PDM_Type * base, const pdm_hwvad_config_t * hwvadConfig, const pdm_hwvad_noise_filter_t * noiseConfig, const pdm_hwvad_zero_cross_detector_t * zcdConfig, uint32_t signalGain)

Recommand configurations,

```
* static const pdm_hwvad_config_t hwvadConfig = {
* .channel
   .cicOverSampleRate = 0U,
  .inputGain = OU,
  .frameTime
                 = 10U,
               = kPDM_HwvadHpfBypassed,
  .cutOffFreq
   .enableFrameEnergy = false,
   .enablePreFilter = true,
};
```

```
* static const pdm_hwvad_noise_filter_t noiseFilterConfig = {
  .enableAutoNoiseFilter = false,
   .enableNoiseMin = true,
  .enableNoiseDecimation = true,
  .noiseFilterAdjustment = 0U,
  .noiseGain
                        = 7U
   .enableNoiseDetectOR = true,
* };
```

base	PDM base pointer.	
hwvadConfig	internal filter status.	
noiseConfig	Voice activity detector noise filter configure structure pointer.	
zcdConfig	Voice activity detector zero cross detector configure structure pointer.	
signalGain	signal gain value.	

16.3.5.44 void PDM SetHwvadInEnergyBasedMode (PDM Type * base, const pdm_hwvad_config_t * hwvadConfig, const pdm_hwvad_noise_filter_t * noiseConfig, const pdm hwvad zero cross detector t * zcdConfig, uint32 t signalGain)

Recommand configurations, code static const pdm_hwvad_config_t hwvadConfig = { .channel = 0, .initializeTime = 10U, .cicOverSampleRate = 0U, .inputGain = 0U, .frameTime = 10U, .cutOffFreq = kPDM HwvadHpfBypassed, .enableFrameEnergy = true, .enablePreFilter = true, };

static const pdm_hwvad_noise_filter_t noiseFilterConfig = { .enableAutoNoiseFilter = true, .enableNoise-Min = false, .enableNoiseDecimation = false, .noiseFilterAdjustment = 0U, .noiseGain = 7U, .enable-NoiseDetectOR = false, }; code param base PDM base pointer, param hwvadConfig internal filter status. param noiseConfig Voice activity detector noise filter configure structure pointer. param zcdConfig Voice activity detector zero cross detector configure structure pointer, param signal Gain signal gain value, signal gain value should be properly according to application.

16.3.5.45 void PDM EnableHwvadInterruptCallback (PDM Type * base, pdm hwvad callback t vadCallback, void * userData, bool enable)

This function enable/disable the hwvad interrupt for the selected PDM peripheral.

base	ase address of the PDM peripheral.	
vadCallback	Illback Pointer to store callback function, should be NULL when disable.	
userData	user data.	
enable	true is enable, false is disable.	

Return values

None.	

16.3.5.46 void PDM_TransferCreateHandle (PDM_Type * base, pdm_handle_t * handle, pdm_transfer_callback_t callback, void * userData)

This function initializes the handle for the PDM transactional APIs. Call this function once to get the handle initialized.

Parameters

base	PDM base pointer.
handle	PDM handle pointer.
callback	Pointer to the user callback function.
userData	User parameter passed to the callback function.

16.3.5.47 status_t PDM_TransferSetChannelConfig (PDM_Type * base, pdm_handle_t * handle, uint32_t channel, const pdm_channel_config_t * config, uint32_t format)

base	PDM base pointer.
handle	PDM handle pointer.
channel	PDM channel.
config	channel config.
format	data format, support data width configurations,_pdm_data_width.

Return values

kStatus_PDM_Channel-	or kStatus_Success.
Config_Failed	

16.3.5.48 status_t PDM_TransferReceiveNonBlocking (PDM_Type * base, pdm_handle_t * handle, pdm_transfer_t * xfer)

Note

This API returns immediately after the transfer initiates. Call the PDM_RxGetTransferStatusIR-Q to poll the transfer status and check whether the transfer is finished. If the return status is not kStatus PDM Busy, the transfer is finished.

Parameters

base	PDM base pointer
handle	Pointer to the pdm_handle_t structure which stores the transfer state.
xfer	Pointer to the pdm_transfer_t structure.

Return values

kStatus_Success	Successfully started the data receive.
kStatus_PDM_Busy	Previous receive still not finished.

16.3.5.49 void PDM_TransferAbortReceive (PDM_Type * base, pdm_handle_t * handle)

Note

This API can be called when an interrupt non-blocking transfer initiates to abort the transfer early.

Parameters

base	PDM base pointer
handle	Pointer to the pdm_handle_t structure which stores the transfer state.

16.3.5.50 void PDM_TransferHandleIRQ (PDM_Type * base, pdm_handle_t * handle)

base	PDM base pointer.
handle	Pointer to the pdm_handle_t structure.

16.4 PDM SDMA Driver

16.4.1 Typical use case

16.4.2 Overview

The SDMA multi fifo script support transfer data between multi peripheral fifos and memory, a typical user case is that receiving multi PDM channel data and put it into memory as

```
channel 0 | channel 1 | channel 2 | channel 3 | channel 4 | ........
```

Multi fifo script is target to implement above feature, it can supports 1.configurable fifo watermark range from $1\sim(2^{\wedge}12\text{-}1)$, it is a value of fifo_watermark * channel_numbers 2.configurable fifo numbers, support up to 15 continuous fifos 3.configurable fifo address offset, support address offset up to 64

```
/* load sdma script */
SDMA_LoadScript()
/* pdm multi channel configurations */
PDM_SetChannelConfigSDMA()
PDM_SetChannelConfigSDMA()
PDM_SetChannelConfigSDMA()
PDM_SetChannelConfigSDMA()
....
PDM_TransferReceiveSDMA
```

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/pdm/pdm-sai_sdma

Data Structures

• struct pdm_sdma_handle_t

PDM DMA transfer handle, users should not touch the content of the handle. More...

Typedefs

• typedef void(* pdm_sdma_callback_t)(PDM_Type *base, pdm_sdma_handle_t *handle, status_t status, void *userData)

PDM eDMA transfer callback function for finish and error.

Driver version

• #define FSL_PDM_SDMA_DRIVER_VERSION (MAKE_VERSION(2, 7, 0)) *Version 2.7.0.*

eDMA Transactional

- void PDM_TransferCreateHandleSDMA (PDM_Type *base, pdm_sdma_handle_t *handle, pdm_sdma callback t callback, void *userData, sdma handle t *dmaHandle, uint32 t eventSource) Initializes the PDM eDMA handle.
- status_t_PDM_TransferReceiveSDMA (PDM_Type *base, pdm_sdma_handle_t *handle, pdm_transfer_t *xfer)

Performs a non-blocking PDM receive using eDMA.

- void PDM TransferAbortReceiveSDMA (PDM Type *base, pdm sdma handle t *handle) Aborts a PDM receive using eDMA.
- void PDM_SetChannelConfigSDMA (PDM_Type *base, pdm_sdma_handle_t *handle, uint32_t channel, const pdm_channel_config t *config)
- PDM channel configurations. • void PDM TransferTerminateReceiveSDMA (PDM Type *base, pdm sdma handle t *handle) Terminate all the PDM sdma receive transfer.

16.4.3 Data Structure Documentation

16.4.3.1 struct pdm_sdma_handle

Data Fields

• sdma handle t * dmaHandle

DMA handler for PDM send.

• uint8_t nbytes

eDMA minor byte transfer count initially configured.

• uint8 t fifoWidth

fifo width

• uint8 t endChannel

The last enabled channel.

• uint8 t channelNums

total channel numbers

• uint32_t count

The transfer data count in a DMA request.

• uint32 t state

Internal state for PDM eDMA transfer.

• uint32 t eventSource

PDM event source number.

• pdm sdma callback t callback

Callback for users while transfer finish or error occurs.

void * userData

User callback parameter.

sdma_buffer_descriptor_t bdPool [PDM_XFER_QUEUE_SIZE]

BD pool for SDMA transfer.

• pdm transfer t pdmQueue [PDM XFER QUEUE SIZE]

Transfer queue storing queued transfer.

size_t transferSize [PDM_XFER_QUEUE_SIZE]

Data bytes need to transfer.

• volatile uint8_t queueUser

Index for user to queue transfer.

• volatile uint8 t queueDriver

Index for driver to get the transfer data and size.

Field Documentation

- (1) uint8_t pdm_sdma_handle_t::nbytes
- (2) sdma buffer descriptor t pdm sdma handle t::bdPool[PDM XFER QUEUE SIZE]
- (3) pdm transfer_t pdm sdma_handle_t::pdmQueue[PDM_XFER_QUEUE_SIZE]
- (4) volatile uint8 t pdm sdma handle t::queueUser

16.4.4 Function Documentation

16.4.4.1 void PDM_TransferCreateHandleSDMA (PDM_Type * base, pdm_sdma_handle_t * handle, pdm sdma callback t callback, void * userData, sdma handle t * dmaHandle, uint32 t eventSource)

This function initializes the PDM DMA handle, which can be used for other PDM master transactional APIs. Usually, for a specified PDM instance, call this API once to get the initialized handle.

Parameters

base	PDM base pointer.
handle	PDM eDMA handle pointer.
callback	Pointer to user callback function.
userData	User parameter passed to the callback function.
dmaHandle	eDMA handle pointer, this handle shall be static allocated by users.
eventSource	PDM event source number.

16.4.4.2 status_t PDM_TransferReceiveSDMA (PDM_Type * base, pdm_sdma_handle_t * handle, pdm_transfer_t * xfer)

Note

This interface returns immediately after the transfer initiates. Call the PDM GetReceiveRemaining-Bytes to poll the transfer status and check whether the PDM transfer is finished.

base	PDM base pointer
handle	PDM eDMA handle pointer.
xfer	Pointer to DMA transfer structure.

Return values

kStatus_Success	Start a PDM eDMA receive successfully.
kStatus_InvalidArgument	The input argument is invalid.
kStatus_RxBusy	PDM is busy receiving data.

16.4.4.3 void PDM_TransferAbortReceiveSDMA (PDM_Type * base, pdm_sdma_handle_t * handle)

Parameters

base	PDM base pointer
handle	PDM eDMA handle pointer.

16.4.4.4 void PDM_SetChannelConfigSDMA (PDM_Type * base, pdm_sdma_handle_t * handle, uint32_t channel, const pdm_channel_config_t * config_)

Parameters

base	PDM base pointer.
handle	PDM eDMA handle pointer.
channel	channel number.
config	channel configurations.

16.4.4.5 void PDM_TransferTerminateReceiveSDMA (PDM_Type * base, pdm_sdma_handle_t * handle)

base	PDM base pointer.
handle	PDM SDMA handle pointer.

Chapter 17

RDC: Resource Domain Controller

17.1 **Overview**

The MCUXpresso SDK provides a driver for the RDC module of MCUXpresso SDK devices.

The Resource Domain Controller (RDC) provides robust support for the isolation of destination memory mapped locations such as peripherals and memory to a single core, a bus master, or set of cores and bus masters.

The RDC driver should be used together with the RDC_SEMA42 driver.

Data Structures

```
• struct rdc_hardware_config_t
     RDC hardware configuration. More...

    struct rdc_domain_assignment_t

     Master domain assignment. More...

    struct rdc_periph_access_config_t

     Peripheral domain access permission configuration. More...

    struct rdc_mem_access_config_t

     Memory region domain access control configuration. More...

    struct rdc_mem_status_t
```

Memory region access violation status. More...

Enumerations

```
    enum <u>rdc_interrupts</u> { <u>kRDC_RestoreCompleteInterrupt = RDC_INTCTRL_RCI_EN_MASK</u> }

    RDC interrupts.

    enum rdc flags { kRDC PowerDownDomainOn = RDC STAT PDS MASK }

    RDC status.
enum _rdc_access_policy {
  kRDC_NoAccess = 0,
 kRDC_WriteOnly = 1,
 kRDC_ReadOnly = 2,
 kRDC_ReadWrite = 3 }
    Access permission policy.
```

Functions

```
• void RDC_Init (RDC_Type *base)
     Initializes the RDC module.
• void RDC_Deinit (RDC_Type *base)
    De-initializes the RDC module.
• void RDC_GetHardwareConfig (RDC_Type *base, rdc_hardware_config_t *config)
     Gets the RDC hardware configuration.
```

- static void RDC EnableInterrupts (RDC Type *base, uint32 t mask) Enable interrupts.
- static void RDC DisableInterrupts (RDC Type *base, uint32 t mask)

Disable interrupts.

• static uint32 t RDC GetInterruptStatus (RDC Type *base)

Get the interrupt pending status.

• static void RDC_ClearInterruptStatus (RDC_Type *base, uint32_t mask)

Clear interrupt pending status.

• static uint32 t RDC GetStatus (RDC Type *base)

Get RDC status.

• static void RDC_ClearStatus (RDC_Type *base, uint32_t mask)

Clear RDC status.

• void RDC SetMasterDomainAssignment (RDC Type *base, rdc master t master, const rdc domain assignment t *domainAssignment)

Set master domain assignment.

- void RDC_GetDefaultMasterDomainAssignment (rdc_domain_assignment_t *domainAssignment) Get default master domain assignment.
- static void RDC LockMasterDomainAssignment (RDC Type *base, rdc master t master) Lock master domain assignment.
- void RDC_SetPeriphAccessConfig (RDC_Type *base, const rdc_periph_access_config_t *config) Set peripheral access policy.
- void RDC GetDefaultPeriphAccessConfig (rdc periph access config t *config) Get default peripheral access policy.
- static void RDC_LockPeriphAccessConfig (RDC_Type *base, rdc_periph_t periph) Lock peripheral access policy configuration.
- static uint8_t RDC_GetPeriphAccessPolicy (RDC_Type *base, rdc_periph_t periph, uint8_t domainId)

Get the peripheral access policy for specific domain.

- void RDC_SetMemAccessConfig (RDC_Type *base, const rdc_mem_access_config_t *config) Set memory region access policy.
- void RDC GetDefaultMemAccessConfig (rdc mem access config t *config)

Get default memory region access policy.

• static void RDC_LockMemAccessConfig (RDC_Type *base, rdc_mem t mem)

Lock memory access policy configuration.

- static void RDC SetMemAccess Valid (RDC Type *base, rdc mem t mem, bool valid) Enable or disable memory access policy configuration.
- void RDC_GetMemViolationStatus (RDC_Type *base, rdc_mem_t mem, rdc_mem_status_t *status)

Get the memory region violation status.

• static void RDC ClearMemViolationFlag (RDC Type *base, rdc mem t mem)

Clear the memory region violation flag.

- static uint8_t RDC_GetMemAccessPolicy (RDC_Type *base, rdc_mem_t mem, uint8_t domainId) Get the memory region access policy for specific domain.
- static uint8_t RDC_GetCurrentMasterDomainId (RDC_Type *base)

Gets the domain ID of the current bus master.

17.2 Data Structure Documentation

17.2.1 struct rdc_hardware_config_t

Data Fields

- uint32_t domainNumber: 4 *Number of domains.*
- uint32_t masterNumber: 8
- Number of bus masters.uint32_t periphNumber: 8
 - Number of peripherals.
- uint32_t memNumber: 8

 Number of memory regions.

Field Documentation

- (1) uint32 t rdc hardware config t::domainNumber
- (2) uint32_t rdc_hardware_config_t::masterNumber
- (3) uint32_t rdc_hardware_config_t::periphNumber
- (4) uint32_t rdc_hardware_config_t::memNumber

17.2.2 struct rdc_domain_assignment_t

Data Fields

- uint32_t domainId: 2U
 - Domain ID.
- uint32_t __pad0__: 29U
 - Reserved.
- uint32_t lock: 1U

Lock the domain assignment.

Field Documentation

- (1) uint32_t rdc_domain_assignment_t::domainId
- (2) uint32 t rdc domain assignment t:: pad0
- (3) uint32_t rdc_domain_assignment_t::lock

17.2.3 struct rdc periph access config t

Data Fields

• rdc_periph_t periph

Peripheral name.

bool lock

Lock the permission until reset.

bool enableSema

Enable semaphore or not, when enabled, master should call RDC_SEMA42_Lock to lock the semaphore gate accordingly before access the peripheral.

• uint16_t policy *Access policy*.

Field Documentation

- (1) rdc_periph_t rdc_periph_access_config_t::periph
- (2) bool rdc_periph_access_config_t::lock
- (3) bool rdc_periph_access_config_t::enableSema
- (4) uint16_t rdc_periph_access_config_t::policy

17.2.4 struct rdc_mem_access_config_t

Note that when setting the baseAddress and endAddress, should be aligned to the region resolution, see rdc_mem_t definitions.

Data Fields

- rdc_mem_t mem
 - Memory region descriptor name.
- bool lock
 - Lock the configuration.
- uint64_t baseAddress
 - Start address of the memory region.
- uint64_t endAddress
 - End address of the memory region.
- uint16_t policy

Access policy.

Field Documentation

- (1) rdc_mem_t rdc_mem_access_config_t::mem
- (2) bool rdc mem access config t::lock
- (3) uint64_t rdc_mem_access_config_t::baseAddress
- (4) uint64 t rdc mem access config t::endAddress
- (5) uint16_t rdc_mem_access_config_t::policy

17.2.5 struct rdc_mem_status_t

Data Fields

• bool has Violation

Violating happens or not.

• uint8 t domainID

Violating Domain ID.

• uint64_t address

Violating Address.

Field Documentation

- (1) bool rdc_mem_status_t::hasViolation
- (2) uint8_t rdc_mem_status_t::domainID
- (3) uint64 t rdc mem status t::address

17.3 Enumeration Type Documentation

17.3.1 enum _rdc_interrupts

Enumerator

kRDC_RestoreCompleteInterrupt Interrupt generated when the RDC has completed restoring state to a recently re-powered memory regions.

17.3.2 enum _rdc_flags

Enumerator

kRDC PowerDownDomainOn Power down domain is ON.

17.3.3 enum _rdc_access_policy

Enumerator

kRDC NoAccess Could not read or write.

kRDC_WriteOnly Write only.

kRDC_ReadOnly Read only.

kRDC_ReadWrite Read and write.

17.4 Function Documentation

17.4.1 void RDC Init (RDC Type * base)

This function enables the RDC clock.

Parameters

base	RDC peripheral base address.
------	------------------------------

17.4.2 void RDC_Deinit (RDC_Type * base)

This function disables the RDC clock.

Parameters

base	RDC peripheral base address.
------	------------------------------

17.4.3 void RDC_GetHardwareConfig (RDC_Type * base, rdc_hardware_config_t * config)

This function gets the RDC hardware configurations, including number of bus masters, number of domains, number of memory regions and number of peripherals.

Parameters

base	RDC peripheral base address.
config	Pointer to the structure to get the configuration.

17.4.4 static void RDC_EnableInterrupts (RDC_Type * base, uint32_t mask) [inline], [static]

base	RDC peripheral base address.
mask	Interrupts to enable, it is OR'ed value of enum _rdc_interrupts.

17.4.5 static void RDC_DisableInterrupts (RDC_Type * base, uint32_t mask) [inline], [static]

Parameters

base	RDC peripheral base address.
mask	Interrupts to disable, it is OR'ed value of enum _rdc_interrupts.

17.4.6 static uint32_t RDC_GetInterruptStatus (RDC_Type * base) [inline], [static]

Parameters

base	RDC peripheral base address.
------	------------------------------

Returns

Interrupts pending status, it is OR'ed value of enum <u>rdc_interrupts</u>.

17.4.7 static void RDC ClearInterruptStatus (RDC Type * base, uint32 t mask) [inline], [static]

Parameters

base	RDC peripheral base address.
mask	Status to clear, it is OR'ed value of enum _rdc_interrupts.

17.4.8 static uint32 t RDC GetStatus (RDC Type * base) [inline], [static]

base	RDC peripheral base address.
------	------------------------------

Returns

mask RDC status, it is OR'ed value of enum <u>rdc_flags</u>.

17.4.9 static void RDC_ClearStatus (RDC_Type * base, uint32_t mask) [inline], [static]

Parameters

base	RDC peripheral base address.
mask	RDC status to clear, it is OR'ed value of enum _rdc_flags.

17.4.10 void RDC_SetMasterDomainAssignment (RDC_Type * base, rdc_master_t master, const rdc_domain_assignment_t * domainAssignment)

Parameters

base	RDC peripheral base address.
master	Which master to set.
domain- Assignment	Pointer to the assignment.

17.4.11 void RDC_GetDefaultMasterDomainAssignment (rdc_domain_assignment-_t * domainAssignment)

The default configuration is:

```
assignment->domainId = 0U;
assignment->lock = 0U;
```

domain-	Pointer to the assignment.
Assignment	

17.4.12 static void RDC LockMasterDomainAssignment (RDC Type * base, rdc_master_t master) [inline], [static]

Once locked, it could not be unlocked until next reset.

Parameters

base	RDC peripheral base address.
master	Which master to lock.

17.4.13 void RDC_SetPeriphAccessConfig (RDC_Type * base, const rdc_periph_access_config_t * config)

Parameters

base	RDC peripheral base address.
config	Pointer to the policy configuration.

17.4.14 void RDC_GetDefaultPeriphAccessConfig (rdc_periph_access_config_t * config)

The default configuration is:

```
config->lock = false;
config->enableSema = false;
config->policy = RDC_ACCESS_POLICY(0, kRDC_ReadWrite) |
                RDC_ACCESS_POLICY(1, kRDC_ReadWrite) |
                 RDC_ACCESS_POLICY(2, kRDC_ReadWrite) |
                 RDC_ACCESS_POLICY(3, kRDC_ReadWrite);
```

config	Pointer to the policy configuration.
--------	--------------------------------------

17.4.15 static void RDC LockPeriphAccessConfig (RDC Type * base, rdc_periph_t periph) [inline], [static]

Once locked, it could not be unlocked until reset.

Parameters

base	RDC peripheral base address.
periph	Which peripheral to lock.

17.4.16 static uint8 t RDC GetPeriphAccessPolicy (RDC Type * base, rdc periph t periph, uint8 t domainId) [inline], [static]

Parameters

base	RDC peripheral base address.
periph	Which peripheral to get.
domainId	Get policy for which domain.

Returns

Access policy, see _rdc_access_policy.

17.4.17 void RDC_SetMemAccessConfig (RDC_Type * base, const rdc_mem_access_config_t * config)

Note that when setting the baseAddress and endAddress in config, should be aligned to the region resolution, see rdc mem t definitions.

base	RDC peripheral base address.
config	Pointer to the policy configuration.

17.4.18 void RDC_GetDefaultMemAccessConfig (rdc_mem_access_config_t * config)

The default configuration is:

```
config->lock = false;
config->baseAddress = 0;
config->endAddress = 0;
config->policy = RDC_ACCESS_POLICY(0, kRDC_ReadWrite) |
                    RDC_ACCESS_POLICY(1, kRDC_ReadWrite) |
RDC_ACCESS_POLICY(2, kRDC_ReadWrite) |
                    RDC_ACCESS_POLICY(3, kRDC_ReadWrite);
```

Parameters

config	Pointer to the policy configuration.
--------	--------------------------------------

17.4.19 static void RDC_LockMemAccessConfig (RDC_Type * base, rdc_mem_t mem) [inline], [static]

Once locked, it could not be unlocked until reset. After locked, you can only call RDC_SetMemAccess-Valid to enable the configuration, but can not disable it or change other settings.

Parameters

base	RDC peripheral base address.
mem	Which memory region to lock.

17.4.20 static void RDC_SetMemAccessValid (RDC_Type * base, rdc_mem_t mem, bool valid) [inline], [static]

Parameters

base	RDC peripheral base address.
mem	Which memory region to operate.
valid	Pass in true to valid, false to invalid.

17.4.21 void RDC_GetMemViolationStatus (RDC_Type * base, rdc_mem_t mem, rdc_mem_status_t * status)

The first access violation is captured. Subsequent violations are ignored until the status register is cleared. Contents are cleared upon reading the register. Clearing of contents occurs only when the status is read by the memory region's associated domain ID(s).

Parameters

base	RDC peripheral base address.
mem	Which memory region to get.
status	The returned status.

17.4.22 static void RDC_ClearMemViolationFlag (RDC_Type * base, rdc_mem_t mem) [inline], [static]

Parameters

base	RDC peripheral base address.
mem	Which memory region to clear.

17.4.23 static uint8_t RDC_GetMemAccessPolicy (RDC_Type * base, rdc_mem_t mem, uint8_t domainId) [inline], [static]

Parameters

base	RDC peripheral base address.
mem	Which memory region to get.
domainId	Get policy for which domain.

Returns

Access policy, see <u>_rdc_access_policy</u>.

17.4.24 static uint8_t RDC_GetCurrentMasterDomainId (RDC_Type * base) [inline], [static]

This function returns the domain ID of the current bus master.

Function Documentation

Parameters

base	RDC peripheral base address.
------	------------------------------

Returns

Domain ID of current bus master.

Chapter 18

RDC_SEMA42: Hardware Semaphores Driver

18.1 **Overview**

The MCUXpresso SDK provides a driver for the RDC_SEMA42 module of MCUXpresso SDK devices.

The RDC_SEMA42 driver should be used together with RDC driver.

Before using the RDC_SEMA42, call the RDC_SEMA42_Init() function to initialize the module. Note that this function only enables the clock but does not reset the gates because the module might be used by other processors at the same time. To reset the gates, call either the RDC_SEMA42_ResetGate() or RDC SEMA42 ResetAllGates() functions. The function RDC SEMA42 Deinit() deinitializes the RD-C_SEMA42.

The RDC_SEMA42 provides two functions to lock the RDC_SEMA42 gate. The function RDC_SEM-A42_TryLock() tries to lock the gate. If the gate has been locked by another processor, this function returns an error immediately. The function RDC SEMA42 Lock() is a blocking method, which waits until the gate is free and locks it.

The RDC_SEMA42_Unlock() unlocks the RDC_SEMA42 gate. The gate can only be unlocked by the processor which locked it. If the gate is not locked by the current processor, this function takes no effect. The function RDC_SEMA42_GetGateStatus() returns a status whether the gate is unlocked and which processor locks the gate. The function RDC_SEMA42_GetLockDomainID() returns the ID of the domain which has locked the gate.

The RDC_SEMA42 gate can be reset to unlock forcefully. The function RDC_SEMA42_ResetGate() resets a specific gate. The function RDC SEMA42 ResetAllGates() resets all gates.

Macros

- #define RDC_SEMA42_GATE_NUM_RESET_ALL (64U)
 - The number to reset all RDC_SEMA42 gates.
- #define RDC_SEMA42_GATEn(base, n) (((volatile uint8_t *)(&((base)->GATE0)))[(n)]) RDC SEMA42 gate n register address.
- #define RDC_SEMA42_GATE_COUNT (64U)

RDC_SEMA42 gate count.

Functions

- void RDC SEMA42 Init (RDC SEMAPHORE Type *base)
 - Initializes the RDC_SEMA42 module.
- void RDC_SEMA42_Deinit (RDC_SEMAPHORE_Type *base)
 - De-initializes the RDC SEMA42 module.
- status_t RDC_SEMA42_TryLock (RDC_SEMAPHORE_Type *base, uint8_t gateNum, uint8_t masterIndex, uint8 t domainId)

Tries to lock the RDC SEMA42 gate.

- void RDC SEMA42 Lock (RDC SEMAPHORE Type *base, uint8 t gateNum, uint8 t master-Index, uint8_t domainId)
 - Locks the RDC_SEMA42 gate.
- static void RDC_SEMA42_Unlock (RDC_SEMAPHORE_Type *base, uint8_t gateNum) *Unlocks the RDC_SEMA42 gate.*
- static int32_t RDC_SEMA42_GetLockMasterIndex (RDC_SEMAPHORE_Type *base, uint8_t gateNum)
 - Gets which master has currently locked the gate.
- int32_t RDC_SEMA42_GetLockDomainID (RDC_SEMAPHORE_Type *base, uint8_t gateNum) Gets which domain has currently locked the gate.
- status t RDC SEMA42 ResetGate (RDC SEMAPHORE Type *base, uint8 t gateNum) Resets the RDC SEMA42 gate to an unlocked status.
- static status t RDC SEMA42 ResetAllGates (RDC SEMAPHORE Type *base) Resets all RDC SEMA42 gates to an unlocked status.

Driver version

- #define FSL_RDC_SEMA42_DRIVER_VERSION (MAKE_VERSION(2, 0, 4)) RDC_SEMA42 driver version.
- 18.2 Macro Definition Documentation
- 18.2.1 #define RDC SEMA42 GATE NUM RESET ALL (64U)
- 18.2.2 #define RDC SEMA42 GATEn(base, n) (((volatile uint8 t *)(&((base)->GATE0)))[(n)])
- 18.2.3 #define RDC SEMA42 GATE COUNT (64U)
- 18.3 **Function Documentation**
- void RDC SEMA42 Init (RDC SEMAPHORE Type * base) 18.3.1

This function initializes the RDC_SEMA42 module. It only enables the clock but does not reset the gates because the module might be used by other processors at the same time. To reset the gates, call either RDC_SEMA42_ResetGate or RDC_SEMA42_ResetAllGates function.

Parameters

base RDC_SEMA42 peripheral base address.

18.3.2 void RDC SEMA42 Deinit (RDC SEMAPHORE Type * base)

This function de-initializes the RDC_SEMA42 module. It only disables the clock.

base	RDC_SEMA42 peripheral base address.
------	-------------------------------------

18.3.3 status_t RDC_SEMA42_TryLock (RDC_SEMAPHORE_Type * base, uint8_t gateNum, uint8 t masterIndex, uint8 t domainId)

This function tries to lock the specific RDC_SEMA42 gate. If the gate has been locked by another processor, this function returns an error code.

Parameters

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number to lock.
masterIndex	Current processor master index.
domainId	Current processor domain ID.

Return values

kStatus_Success	Lock the sema42 gate successfully.
kStatus_Failed	Sema42 gate has been locked by another processor.

18.3.4 void RDC SEMA42 Lock (RDC SEMAPHORE Type * base, uint8 t gateNum, uint8_t masterIndex, uint8_t domainId)

This function locks the specific RDC_SEMA42 gate. If the gate has been locked by other processors, this function waits until it is unlocked and then lock it.

Parameters

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number to lock.
masterIndex	Current processor master index.
domainId	Current processor domain ID.

static void RDC SEMA42 Unlock (RDC_SEMAPHORE_Type * base, uint8_t 18.3.5 gateNum) [inline], [static]

This function unlocks the specific RDC_SEMA42 gate. It only writes unlock value to the RDC_SEM-A42 gate register. However, it does not check whether the RDC_SEMA42 gate is locked by the current processor or not. As a result, if the RDC SEMA42 gate is not locked by the current processor, this function has no effect.

Parameters

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number to unlock.

18.3.6 static int32 t RDC SEMA42_GetLockMasterIndex (RDC_SEMAPHORE_Type * base, uint8 t gateNum) [inline], [static]

Parameters

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number.

Returns

Return -1 if the gate is not locked by any master, otherwise return the master index.

18.3.7 int32 t RDC SEMA42 GetLockDomainID (RDC SEMAPHORE Type * base, uint8 t gateNum)

Parameters

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number.

Returns

Return -1 if the gate is not locked by any domain, otherwise return the domain ID.

18.3.8 status_t RDC_SEMA42_ResetGate (RDC_SEMAPHORE_Type * base, uint8 t gateNum)

This function resets a RDC_SEMA42 gate to an unlocked status.

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number.

Return values

kStatus_Success	RDC_SEMA42 gate is reset successfully.
kStatus_Failed	Some other reset process is ongoing.

18.3.9 static status_t RDC_SEMA42_ResetAllGates (RDC_SEMAPHORE_Type * base) [inline], [static]

This function resets all RDC_SEMA42 gate to an unlocked status.

Parameters

the _serim 112 peripheral base address.		base	RDC_SEMA42 peripheral base address.
---	--	------	-------------------------------------

Return values

kStatus_Success	RDC_SEMA42 is reset successfully.
kStatus_RDC_SEMA42 Reseting	Some other reset process is ongoing.

Chapter 19

SAI: Serial Audio Interface

19.1 **Overview**

The MCUXpresso SDK provides a peripheral driver for the Serial Audio Interface (SAI) module of MC-UXpresso SDK devices.

SAI driver includes functional APIs and transactional APIs.

Functional APIs target low-level APIs. Functional APIs can be used for SAI initialization, configuration and operation, and for optimization and customization purposes. Using the functional API requires the knowledge of the SAI peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. SAI functional operation groups provide the functional API set.

Transactional APIs target high-level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional API implementation and write a custom code. All transactional APIs use the sai_handle_t as the first parameter. Initialize the handle by calling the SAI_TransferTxCreateHandle() or SAI_TransferRxCreateHandle() API.

Transactional APIs support asynchronous transfer. This means that the functions SAI_TransferSend-NonBlocking() and SAI_TransferReceiveNonBlocking() set up the interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the kStatus SAI TxIdle and kStatus_SAI_RxIdle status.

19.2 Typical configurations

Bit width configuration

SAI driver support 8/16/24/32bits stereo/mono raw audio data transfer. SAI EDMA driver support 8/16/32bits stereo/mono raw audio data transfer, since the EDMA doesn't support 24bit data width, so application should pre-convert the 24bit data to 32bit. SAI DMA driver support 8/16/32bits stereo/mono raw audio data transfer, since the EDMA doesn't support 24bit data width, so application should preconvert the 24bit data to 32bit. SAI SDMA driver support 8/16/24/32bits stereo/mono raw audio data transfer.

Frame configuration

SAI driver support I2S, DSP, Left justified, Right justified, TDM mode. Application can call the api directly: SAI_GetClassicI2SConfig SAI_GetLeftJustifiedConfig SAI_GetRightJustifiedConfig SAI_Get-TDMConfig SAI_GetDSPConfig

Typical use case 19.3

19.3.1 SAI Send/receive using an interrupt method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/sai

19.3.2 SAI Send/receive using a DMA method

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/sai

Modules

- SAI Driver
- SAI SDMA Driver

Typical use case 19.4

19.5 SAI Driver

19.5.1 Overview

Data Structures

```
• struct sai_config_t
      SAI user configuration structure. More...

    struct sai transfer format t

     sai transfer format More...
struct sai_bit_clock_t
     sai bit clock configurations More...

    struct sai_frame_sync_t

      sai frame sync configurations More...
• struct sai serial data t
     sai serial data configurations More...

    struct sai transceiver t

     sai transceiver configurations More...

    struct sai_transfer_t

     SAI transfer structure. More...

    struct sai handle t

     SAI handle structure. More...
```

Macros

#define SAI_XFER_QUEUE_SIZE (4U)
 SAI transfer queue size, user can refine it according to use case.

 #define FSL_SAI_HAS_FIFO_EXTEND_FEATURE 0
 sai fifo feature

Typedefs

typedef void(* sai_transfer_callback_t)(I2S_Type *base, sai_handle_t *handle, status_t status, void *userData)
 SAI transfer callback prototype.

Enumerations

```
    enum {
        kStatus_SAI_TxBusy = MAKE_STATUS(kStatusGroup_SAI, 0),
        kStatus_SAI_RxBusy = MAKE_STATUS(kStatusGroup_SAI, 1),
        kStatus_SAI_TxError = MAKE_STATUS(kStatusGroup_SAI, 2),
        kStatus_SAI_RxError = MAKE_STATUS(kStatusGroup_SAI, 3),
        kStatus_SAI_QueueFull = MAKE_STATUS(kStatusGroup_SAI, 4),
        kStatus_SAI_TxIdle = MAKE_STATUS(kStatusGroup_SAI, 5),
        kStatus_SAI_RxIdle = MAKE_STATUS(kStatusGroup_SAI, 6) }
```

```
_sai_status_t, SAI return status.
• enum {
  kSAI_ChannelOMask = 1 << 0U
 kSAI_Channel1Mask = 1 << 1U,
 kSAI Channel2Mask = 1 << 2U,
 kSAI Channel3Mask = 1 << 3U,
 kSAI_Channel4Mask = 1 << 4U,
 kSAI_Channel5Mask = 1 << 5U,
 kSAI_Channel6Mask = 1 << 6U,
 kSAI_Channel7Mask = 1 << 7U
    _sai_channel_mask,.sai channel mask value, actual channel numbers is depend soc specific
enum sai_protocol_t {
  kSAI BusLeftJustified = 0x0U,
 kSAI BusRightJustified,
 kSAI_BusI2S,
 kSAI_BusPCMA,
 kSAI BusPCMB }
    Define the SAI bus type.
enum sai_master_slave_t {
 kSAI Master = 0x0U,
 kSAI_Slave = 0x1U,
 kSAI Bclk Master FrameSync Slave = 0x2U,
 kSAI_Bclk_Slave_FrameSync_Master = 0x3U }
    Master or slave mode.
enum sai_mono_stereo_t {
 kSAI Stereo = 0x0U,
 kSAI_MonoRight,
 kSAI_MonoLeft }
    Mono or stereo audio format.
enum sai_data_order_t {
  kSAI_DataLSB = 0x0U,
 kSAI_DataMSB }
    SAI data order, MSB or LSB.
enum sai_clock_polarity_t {
 kSAI PolarityActiveHigh = 0x0U,
 kSAI_PolarityActiveLow = 0x1U,
 kSAI_SampleOnFallingEdge = 0x0U,
 kSAI_SampleOnRisingEdge = 0x1U }
    SAI clock polarity, active high or low.
enum sai_sync_mode_t {
  kSAI\_ModeAsync = 0x0U,
 kSAI_ModeSync }
    Synchronous or asynchronous mode.
enum sai_mclk_source_t {
 kSAI_MclkSourceSysclk = 0x0U,
 kSAI_MclkSourceSelect1,
 kSAI_MclkSourceSelect2,
```

```
kSAI MclkSourceSelect3 }
    Mater clock source.
enum sai_bclk_source_t {
 kSAI BclkSourceBusclk = 0x0U,
 kSAI_BclkSourceMclkOption1 = 0x1U,
 kSAI_BclkSourceMclkOption2 = 0x2U,
 kSAI_BclkSourceMclkOption3 = 0x3U,
 kSAI_BclkSourceMclkDiv = 0x1U,
 kSAI BclkSourceOtherSai0 = 0x2U,
 kSAI BclkSourceOtherSai1 = 0x3U }
    Bit clock source.
enum {
 kSAI_WordStartInterruptEnable,
 kSAI_SyncErrorInterruptEnable = I2S_TCSR_SEIE_MASK,
 kSAI_FIFOWarningInterruptEnable = I2S_TCSR_FWIE_MASK,
 kSAI_FIFOErrorInterruptEnable = I2S_TCSR_FEIE_MASK }
    _sai_interrupt_enable_t, The SAI interrupt enable flag
enum { kSAI_FIFOWarningDMAEnable = I2S_TCSR_FWDE_MASK }
    sai dma enable t, The DMA request sources

    enum {

 kSAI_WordStartFlag = I2S_TCSR_WSF_MASK,
 kSAI_SyncErrorFlag = I2S_TCSR_SEF_MASK,
 kSAI FIFOErrorFlag = I2S TCSR FEF MASK,
 kSAI FIFOWarningFlag = I2S TCSR FWF MASK }
    sai flags, The SAI status flag
enum sai_reset_type_t {
 kSAI_ResetTypeSoftware = I2S_TCSR_SR_MASK,
 kSAI_ResetTypeFIFO = I2S_TCSR_FR_MASK,
 kSAI ResetAll = I2S TCSR SR MASK | I2S TCSR FR MASK }
    The reset type.
enum sai_sample_rate_t {
 kSAI SampleRate8KHz = 8000U,
 kSAI_SampleRate11025Hz = 11025U,
 kSAI_SampleRate12KHz = 12000U,
 kSAI_SampleRate16KHz = 16000U,
 kSAI_SampleRate22050Hz = 22050U,
 kSAI SampleRate24KHz = 24000U,
 kSAI SampleRate32KHz = 32000U,
 kSAI_SampleRate44100Hz = 44100U,
 kSAI SampleRate48KHz = 48000U,
 kSAI_SampleRate96KHz = 96000U,
 kSAI_SampleRate192KHz = 192000U,
 kSAI SampleRate384KHz = 384000U }
    Audio sample rate.
enum sai_word_width_t {
```

```
kSAI_WordWidth8bits = 8U,
kSAI_WordWidth16bits = 16U,
kSAI_WordWidth24bits = 24U,
kSAI_WordWidth32bits = 32U }
Audio word width.
• enum sai_transceiver_type_t {
kSAI_Transmitter = 0U,
kSAI_Receiver = 1U }
sai transceiver type
• enum sai_frame_sync_len_t {
kSAI_FrameSyncLenOneBitClk = 0U,
kSAI_FrameSyncLenPerWordWidth = 1U }
sai frame sync len
```

Driver version

• #define FSL_SAI_DRIVER_VERSION (MAKE_VERSION(2, 3, 8)) *Version 2.3.8.*

Initialization and deinitialization

```
    void SAI_TxInit (I2S_Type *base, const sai_config_t *config)
        Initializes the SAI Tx peripheral.

    void SAI_PxInit (I2S_Type *base, const sai_config_t *config_t
```

• void SAI_RxInit (I2S_Type *base, const sai_config_t *config)

Initializes the SAI Rx peripheral.

Initializes the SAI Rx peripheral.

• void SAI_TxGetDefaultConfig (sai_config_t *config)

Sets the SAI Tx configuration structure to default values.

void SAI_RxGetDefaultConfig (sai_config_t *config)

Sets the SAI Rx configuration structure to default values.

• void SAI_Init (I2S_Type *base)

Initializes the SAI peripheral.

• void SAI_Deinit (I2S_Type *base)

De-initializes the SAI peripheral.

• void SAI_TxReset (I2S_Type *base)

Resets the SAI Tx.

• void SAI_RxReset (I2S_Type *base)

Resets the SAI Rx.

• void SAI_TxEnable (I2S_Type *base, bool enable)

Enables/disables the SAI Tx.

• void SAI_RxEnable (I2S_Type *base, bool enable) Enables/disables the SAI Rx.

• static void SAI_TxSetBitClockDirection (I2S_Type *base, sai_master_slave_t masterSlave) Set Rx bit clock direction.

• static void SAI_RxSetBitClockDirection (I2S_Type *base, sai_master_slave_t masterSlave) Set Rx bit clock direction.

• static void SAI_RxSetFrameSyncDirection (I2S_Type *base, sai_master_slave_t masterSlave) Set Rx frame sync direction.

- static void SAI_TxSetFrameSyncDirection (I2S_Type *base, sai_master_slave_t masterSlave) Set Tx frame sync direction.
- void SAI_TxSetBitClockRate (I2S_Type *base, uint32_t sourceClockHz, uint32_t sampleRate, uint32_t bitWidth, uint32_t channelNumbers)

Transmitter bit clock rate configurations.

• void SAI_RxSetBitClockRate (I2S_Type *base, uint32_t sourceClockHz, uint32_t sampleRate, uint32_t bitWidth, uint32_t channelNumbers)

Receiver bit clock rate configurations.

• void SAI_TxSetBitclockConfig (I2S_Type *base, sai_master_slave_t masterSlave, sai_bit_clock_t *config)

Transmitter Bit clock configurations.

• void SAI_RxSetBitclockConfig (I2S_Type *base, sai_master_slave_t masterSlave, sai_bit_clock_t *config)

Receiver Bit clock configurations.

void SAI_TxSetFrameSyncConfig (I2S_Type *base, sai_master_slave_t masterSlave, sai_frame_-sync_t *config)

SAI transmitter Frame sync configurations.

void SAI_RxSetFrameSyncConfig (I2S_Type *base, sai_master_slave_t masterSlave, sai_frame_-sync_t *config)

SAI receiver Frame sync configurations.

• void SAI_TxSetSerialDataConfig (I2S_Type *base, sai_serial_data_t *config)

SAI transmitter Serial data configurations.

• void SAI_RxSetSerialDataConfig (I2S_Type *base, sai_serial_data_t *config)

SAI receiver Serial data configurations.

• void SAI_TxSetConfig (I2S_Type *base, sai_transceiver_t *config)

SAI transmitter configurations.

• void SAI_RxSetConfig (I2S_Type *base, sai_transceiver_t *config)

SAI receiver configurations.

• void SAI_GetClassicI2SConfig (sai_transceiver_t *config, sai_word_width_t bitWidth, sai_mono_stereo_t mode, uint32_t saiChannelMask)

Get classic I2S mode configurations.

• void SAI_GetLeftJustifiedConfig (sai_transceiver_t *config, sai_word_width_t bitWidth, sai_mono_stereo_t mode, uint32_t saiChannelMask)

Get left justified mode configurations.

• void SAI_GetRightJustifiedConfig (sai_transceiver_t *config, sai_word_width_t bitWidth, sai_mono_stereo_t mode, uint32_t saiChannelMask)

Get right justified mode configurations.

void SAI_GetTDMConfig (sai_transceiver_t *config, sai_frame_sync_len_t frameSyncWidth, sai_word_width_t bitWidth, uint32_t dataWordNum, uint32_t saiChannelMask)

Get TDM mode configurations.

• void SAI_GetDSPConfig (sai_transceiver_t *config, sai_frame_sync_len_t frameSyncWidth, sai_word_width_t bitWidth, sai_mono_stereo_t mode, uint32_t saiChannelMask)

Get DSP mode configurations.

Status

• static uint32_t SAI_TxGetStatusFlag (I2S_Type *base) Gets the SAI Tx status flag state.

- static void SAI_TxClearStatusFlags (I2S_Type *base, uint32_t mask) Clears the SAI Tx status flag state.
- static uint32_t SAI_RxGetStatusFlag (I2S_Type *base)

Gets the SAI Tx status flag state.

- static void SAI_RxClearStatusFlags (I2S_Type *base, uint32_t mask) Clears the SAI Rx status flag state.
- void SAI_TxSoftwareReset (I2S_Type *base, sai_reset_type_t resetType)

 Do software reset or FIFO reset.
- void SAI_RxSoftwareReset (I2S_Type *base, sai_reset_type_t resetType)
 Do software reset or FIFO reset.
- void SAI_TxSetChannelFIFOMask (I2S_Type *base, uint8_t mask) Set the Tx channel FIFO enable mask.
- void SAI_RxSetChannelFIFOMask (I2S_Type *base, uint8_t mask) Set the Rx channel FIFO enable mask.
- void SAI_TxSetDataOrder (I2S_Type *base, sai_data_order_t order)

 Set the Tx data order.
- void SAI_RxSetDataOrder (I2S_Type *base, sai_data_order_t order)

 Set the Rx data order.
- void SAI_TxSetBitClockPolarity (I2S_Type *base, sai_clock_polarity_t polarity) Set the Tx data order.
- void SAI_RxSetBitClockPolarity (I2S_Type *base, sai_clock_polarity_t polarity) Set the Rx data order.
- void SAI_TxSetFrameSyncPolarity (I2S_Type *base, sai_clock_polarity_t polarity) Set the Tx data order.
- void SAI_RxSetFrameSyncPolarity (I2S_Type *base, sai_clock_polarity_t polarity) Set the Rx data order.

Interrupts

- static void SAI_TxEnableInterrupts (I2S_Type *base, uint32_t mask) Enables the SAI Tx interrupt requests.
- static void SAI_RxEnableInterrupts (I2S_Type *base, uint32_t mask)

 Enables the SAI Rx interrupt requests.
- static void SAI_TxDisableInterrupts (I2S_Type *base, uint32_t mask)

 Disables the SAI Tx interrupt requests.
- static void SAI_RxDisableInterrupts (I2S_Type *base, uint32_t mask)

 Disables the SAI Rx interrupt requests.

DMA Control

- static void SAI_TxEnableDMA (I2S_Type *base, uint32_t mask, bool enable) Enables/disables the SAI Tx DMA requests.
- static void SAI_RxEnableDMA (I2S_Type *base, uint32_t mask, bool enable) Enables/disables the SAI Rx DMA requests.
- static uintptr_t SAI_TxGetDataRegisterAddress (I2S_Type *base, uint32_t channel) Gets the SAI Tx data register address.
- static uintptr_t SAI_RxGetDataRegisterAddress (I2S_Type *base, uint32_t channel) Gets the SAI Rx data register address.

Bus Operations

• void SAI_TxSetFormat (I2S_Type *base, sai_transfer_format_t *format, uint32_t mclkSource-ClockHz, uint32 t bclkSourceClockHz)

Configures the SAI Tx audio format.

• void SAI_RxSetFormat (I2S_Type *base, sai transfer_format_t *format, uint32_t mclkSource-ClockHz, uint32_t bclkSourceClockHz)

Configures the SAI Rx audio format.

• void SAI WriteBlocking (I2S Type *base, uint32 t channel, uint32 t bitWidth, uint8 t *buffer, uint32 t size)

Sends data using a blocking method.

• void SAI_WriteMultiChannelBlocking (I2S_Type *base, uint32_t channel, uint32_t channelMask, uint32 t bitWidth, uint8 t *buffer, uint32 t size)

Sends data to multi channel using a blocking method.

• static void SAI_WriteData (I2S_Type *base, uint32_t channel, uint32_t data) Writes data into SAI FIFO.

• void SAI_ReadBlocking (I2S_Type *base, uint32_t channel, uint32_t bitWidth, uint8_t *buffer, uint32 t size)

Receives data using a blocking method.

• void SAI ReadMultiChannelBlocking (I2S Type *base, uint32 t channel, uint32 t channelMask, uint32 t bitWidth, uint8 t *buffer, uint32 t size)

Receives multi channel data using a blocking method.

• static uint32_t SAI_ReadData (I2S_Type *base, uint32_t channel) Reads data from the SAI FIFO.

Transactional

• void SAI TransferTxCreateHandle (I2S Type *base, sai handle t *handle, sai transfer callback t callback, void *userData)

Initializes the SAI Tx handle.

• void SAI TransferRxCreateHandle (I2S Type *base, sai handle t *handle, sai transfer callback t callback, void *userData)

Initializes the SAI Rx handle.

- void SAI_TransferTxSetConfig (I2S_Type *base, sai_handle_t *handle, sai_transceiver_t *config) SAI transmitter transfer configurations.
- void SAI TransferRxSetConfig (I2S Type *base, sai handle t *handle, sai transceiver t *config) SAI receiver transfer configurations.
- status_t SAI_TransferTxSetFormat (I2S_Type *base, sai_handle_t *handle, sai_transfer_format_t *format, uint32 t mclkSourceClockHz, uint32 t bclkSourceClockHz)

Configures the SAI Tx audio format.

- status_t SAI_TransferRxSetFormat (I2S_Type *base, sai_handle_t *handle, sai_transfer_format_t *format, uint32 t mclkSourceClockHz, uint32 t bclkSourceClockHz) Configures the SAI Rx audio format.
- status_t_SAI_TransferSendNonBlocking (I2S_Type *base, sai_handle_t *handle, sai_transfer_t *xfer)

Performs an interrupt non-blocking send transfer on SAI.

• status t SAI TransferReceiveNonBlocking (I2S Type *base, sai handle t *handle, sai transfer t *xfer)

Performs an interrupt non-blocking receive transfer on SAI.

- status_t SAI_TransferGetSendCount (I2S_Type *base, sai_handle_t *handle, size_t *count) Gets a set byte count.
- status_t SAI_TransferGetReceiveCount (I2S_Type *base, sai_handle_t *handle, size_t *count)

 Gets a received byte count.
- void SAI_TransferAbortSend (I2S_Type *base, sai_handle_t *handle)

Aborts the current send.

• void SAI_TransferAbortReceive (I2S_Type *base, sai_handle_t *handle)

Aborts the current IRO receive.

- void SAI_TransferTerminateSend (I2S_Type *base, sai_handle_t *handle)

 Terminate all SAI send.
- void SAI_TransferTerminateReceive (I2S_Type *base, sai_handle_t *handle)

 Terminate all SAI receive.
- void SAI_TransferTxHandleIRQ (I2S_Type *base, sai_handle_t *handle)

 Tx interrupt handler.
- void SAI_TransferRxHandleIRQ (I2S_Type *base, sai_handle_t *handle)

 Tx interrupt handler.

19.5.2 Data Structure Documentation

19.5.2.1 struct sai config t

Data Fields

- sai_protocol_t protocol
 - Audio bus protocol in SAI.
- sai_sync_mode_t syncMode

SAI sync mode, control Tx/Rx clock sync.

- sai bclk source t bclkSource
 - Bit Clock source.
- sai master slave t masterSlave

Master or slave.

19.5.2.2 struct sai_transfer_format_t

Data Fields

- uint32 t sampleRate Hz
 - Sample rate of audio data.
- uint32 t bitWidth

Data length of audio data, usually 8/16/24/32 bits.

- sai_mono_stereo_t stereo
 - Mono or stereo.
- uint8_t channel

Transfer start channel.

- uint8_t channelMask
 - enabled channel mask value, reference _sai_channel_mask
- uint8_t endChannel

end channel number

• uint8 t channelNums

Total enabled channel numbers.

sai_protocol_t protocol

Which audio protocol used.

bool isFrameSyncCompact

True means Frame sync length is configurable according to bitWidth, false means frame sync length is 64 times of bit clock.

Field Documentation

(1) bool sai_transfer_format_t::isFrameSyncCompact

19.5.2.3 struct sai_bit_clock_t

Data Fields

• bool bclkSrcSwap

bit clock source swap

bool bclkInputDelay

bit clock actually used by the transmitter is delayed by the pad output delay, this has effect of decreasing the data input setup time, but increasing the data output valid time.

• sai_clock_polarity_t bclkPolarity

bit clock polarity

sai_bclk_source_t bclkSource

bit Clock source

Field Documentation

(1) bool sai bit clock t::bclkInputDelay

19.5.2.4 struct sai_frame_sync_t

Data Fields

• uint8_t frameSyncWidth

frame sync width in number of bit clocks

bool frameSyncEarly

TRUE is frame sync assert one bit before the first bit of frame FALSE is frame sync assert with the first bit of the frame.

sai_clock_polarity_t frameSyncPolarity

frame sync polarity

19.5.2.5 struct sai serial data t

Data Fields

sai_data_order_t dataOrder

configure whether the LSB or MSB is transmitted first

uint8_t dataWord0Length

configure the number of bits in the first word in each frame

• uint8 t dataWordNLength

configure the number of bits in the each word in each frame, except the first word

• uint8_t dataWordLength

used to record the data length for dma transfer

• uint8_t dataFirstBitShifted

Configure the bit index for the first bit transmitted for each word in the frame.

• uint8_t dataWordNum

configure the number of words in each frame

• uint32 t dataMaskedWord

configure whether the transmit word is masked

19.5.2.6 struct sai transceiver t

Data Fields

• sai serial data t serialData

serial data configurations

sai_frame_sync_t frameSync

ws configurations

sai bit clock t bitClock

bit clock configurations

sai_master_slave_t masterSlave

transceiver is master or slave

sai_sync_mode_t syncMode

transceiver sync mode

• uint8_t startChannel

Transfer start channel.

uint8 t channelMask

enabled channel mask value, reference _sai_channel_mask

• uint8 t endChannel

end channel number

• uint8 t channelNums

Total enabled channel numbers.

19.5.2.7 struct sai_transfer_t

Data Fields

• uint8 t * data

Data start address to transfer.

size t dataSize

Transfer size.

Field Documentation

- (1) uint8_t* sai_transfer_t::data
- (2) size t sai transfer t::dataSize
- 19.5.2.8 struct sai handle

Data Fields

- I2S_Type * base
 - base address
- uint32 t state

Transfer status.

sai transfer callback t callback

Callback function called at transfer event.

void * userData

Callback parameter passed to callback function.

• uint8 t bitWidth

Bit width for transfer, 8/16/24/32 bits.

• uint8_t channel

Transfer start channel.

• uint8 t channelMask

enabled channel mask value, refernece _sai_channel_mask

• uint8 t endChannel

end channel number

• uint8_t channelNums

Total enabled channel numbers.

sai_transfer_t saiQueue [SAI_XFER_QUEUE_SIZE]

Transfer queue storing queued transfer.

• size_t transferSize [SAI_XFER_QUEUE_SIZE]

Data bytes need to transfer.

• volatile uint8_t queueUser

Index for user to queue transfer.

• volatile uint8_t queueDriver

Index for driver to get the transfer data and size.

19.5.3 Macro Definition Documentation

19.5.3.1 #define SAI XFER QUEUE SIZE (4U)

19.5.4 Enumeration Type Documentation

19.5.4.1 anonymous enum

Enumerator

kStatus_SAI_TxBusy SAI Tx is busy.

kStatus_SAI_RxBusy SAI Rx is busy.

kStatus_SAI_TxError SAI Tx FIFO error.

kStatus SAI RxError SAI Rx FIFO error.

kStatus_SAI_QueueFull SAI transfer queue is full.

kStatus SAI TxIdle SAI Tx is idle.

kStatus SAI RxIdle SAI Rx is idle.

19.5.4.2 anonymous enum

Enumerator

kSAI Channel0Mask channel 0 mask value kSAI Channel1Mask channel 1 mask value kSAI_Channel2Mask channel 2 mask value kSAI Channel3Mask channel 3 mask value kSAI Channel4Mask channel 4 mask value kSAI Channel5Mask channel 5 mask value kSAI Channel6Mask channel 6 mask value kSAI_Channel7Mask channel 7 mask value

19.5.4.3 enum sai protocol t

Enumerator

kSAI_BusLeftJustified Uses left justified format.

kSAI_BusRightJustified Uses right justified format.

kSAI BusI2S Uses I2S format.

kSAI BusPCMA Uses I2S PCM A format.

kSAI BusPCMB Uses I2S PCM B format.

19.5.4.4 enum sai_master_slave_t

Enumerator

kSAI_Master Master mode include bclk and frame sync.

kSAI_Slave Slave mode include bclk and frame sync.

kSAI Bclk Master FrameSync Slave bclk in master mode, frame sync in slave mode kSAI Bclk Slave FrameSync Master bclk in slave mode, frame sync in master mode

19.5.4.5 enum sai_mono_stereo_t

Enumerator

kSAI Stereo Stereo sound.

kSAI MonoRight Only Right channel have sound. **kSAI** MonoLeft Only left channel have sound.

19.5.4.6 enum sai data order t

Enumerator

kSAI DataLSB LSB bit transferred first. kSAI DataMSB MSB bit transferred first.

19.5.4.7 enum sai_clock_polarity_t

Enumerator

kSAI_PolarityActiveHigh Drive outputs on rising edge.

kSAI_PolarityActiveLow Drive outputs on falling edge.

kSAI SampleOnFallingEdge Sample inputs on falling edge.

kSAI SampleOnRisingEdge Sample inputs on rising edge.

19.5.4.8 enum sai_sync_mode_t

Enumerator

kSAI_ModeAsync Asynchronous mode. **kSAI** *ModeSync* Synchronous mode (with receiver or transmit)

19.5.4.9 enum sai mclk source t

Enumerator

kSAI_MclkSourceSysclk Master clock from the system clock.

kSAI MclkSourceSelect1 Master clock from source 1.

kSAI MclkSourceSelect2 Master clock from source 2.

kSAI_MclkSourceSelect3 Master clock from source 3.

19.5.4.10 enum sai_bclk_source_t

Enumerator

kSAI_BclkSourceBusclk Bit clock using bus clock. kSAI_BclkSourceMclkOption1 Bit clock MCLK option 1. **kSAI_BclkSourceMclkOption2** Bit clock MCLK option2.

kSAI_BclkSourceMclkOption3 Bit clock MCLK option3.

kSAI_BclkSourceMclkDiv Bit clock using master clock divider.

kSAI_BclkSourceOtherSaiO Bit clock from other SAI device.

kSAI BclkSourceOtherSai1 Bit clock from other SAI device.

19.5.4.11 anonymous enum

Enumerator

kSAI_WordStartInterruptEnable Word start flag, means the first word in a frame detected.

kSAI_SyncErrorInterruptEnable Sync error flag, means the sync error is detected.

kSAI_FIFOWarningInterruptEnable FIFO warning flag, means the FIFO is empty.

kSAI_FIFOErrorInterruptEnable FIFO error flag.

19.5.4.12 anonymous enum

Enumerator

kSAI_FIFOWarningDMAEnable FIFO warning caused by the DMA request.

19.5.4.13 anonymous enum

Enumerator

kSAI_WordStartFlag Word start flag, means the first word in a frame detected.

kSAI SyncErrorFlag Sync error flag, means the sync error is detected.

kSAI_FIFOErrorFlag FIFO error flag.

kSAI_FIFOWarningFlag FIFO warning flag.

19.5.4.14 enum sai_reset_type_t

Enumerator

kSAI ResetTypeSoftware Software reset, reset the logic state.

kSAI_ResetTypeFIFO FIFO reset, reset the FIFO read and write pointer.

kSAI_ResetAll All reset.

19.5.4.15 enum sai_sample_rate_t

Enumerator

kSAI_SampleRate8KHz Sample rate 8000 Hz.

kSAI_SampleRate11025Hz Sample rate 11025 Hz.

kSAI_SampleRate12KHz Sample rate 12000 Hz.
kSAI_SampleRate2050Hz Sample rate 22050 Hz.
kSAI_SampleRate24KHz Sample rate 24000 Hz.
kSAI_SampleRate32KHz Sample rate 32000 Hz.
kSAI_SampleRate44100Hz Sample rate 44100 Hz.
kSAI_SampleRate48KHz Sample rate 48000 Hz.
kSAI_SampleRate192KHz Sample rate 96000 Hz.
kSAI_SampleRate192KHz Sample rate 192000 Hz.
kSAI_SampleRate384KHz Sample rate 384000 Hz.
Sample rate 384000 Hz.

19.5.4.16 enum sai_word_width_t

Enumerator

kSAI_WordWidth8bits Audio data width 8 bits.
 kSAI_WordWidth16bits Audio data width 16 bits.
 kSAI_WordWidth24bits Audio data width 24 bits.
 kSAI WordWidth32bits Audio data width 32 bits.

19.5.4.17 enum sai_transceiver_type_t

Enumerator

kSAI_Transmitter sai transmitter **kSAI Receiver** sai receiver

19.5.4.18 enum sai_frame_sync_len_t

Enumerator

kSAI_FrameSyncLenOneBitClk 1 bit clock frame sync len for DSP modekSAI_FrameSyncLenPerWordWidth Frame sync length decided by word width.

19.5.5 Function Documentation

19.5.5.1 void SAI_TxInit (I2S_Type * base, const sai_config_t * config)

Deprecated Do not use this function. It has been superceded by SAI_Init

Ungates the SAI clock, resets the module, and configures SAI Tx with a configuration structure. The configuration structure can be custom filled or set with default values by SAI_TxGetDefaultConfig().

Note

This API should be called at the beginning of the application to use the SAI driver. Otherwise, accessing the SAIM module can cause a hard fault because the clock is not enabled.

Parameters

base	SAI base pointer
config	SAI configuration structure.

19.5.5.2 void SAI_RxInit (I2S_Type * base, const sai_config_t * config)

Deprecated Do not use this function. It has been superceded by SAI_Init

Ungates the SAI clock, resets the module, and configures the SAI Rx with a configuration structure. The configuration structure can be custom filled or set with default values by SAI_RxGetDefaultConfig().

Note

This API should be called at the beginning of the application to use the SAI driver. Otherwise, accessing the SAI module can cause a hard fault because the clock is not enabled.

Parameters

base	SAI base pointer
config	SAI configuration structure.

19.5.5.3 void SAI_TxGetDefaultConfig (sai_config_t * config_)

Deprecated Do not use this function. It has been superceded by SAI_GetClassicI2SConfig, SAI_GetLeft-JustifiedConfig, SAI_GetRightJustifiedConfig, SAI_GetDSPConfig, SAI_GetTDMConfig

This API initializes the configuration structure for use in SAI_TxConfig(). The initialized structure can remain unchanged in SAI_TxConfig(), or it can be modified before calling SAI_TxConfig(). This is an example.

```
sai_config_t config;
SAI_TxGetDefaultConfig(&config);
```

config	pointer to master configuration structure
--------	---

19.5.5.4 void SAI_RxGetDefaultConfig (sai_config_t * config_)

Deprecated Do not use this function. It has been superceded by SAI_GetClassicI2SConfig, SAI_GetLeft-JustifiedConfig, SAI_GetRightJustifiedConfig, SAI_GetDSPConfig, SAI_GetTDMConfig

This API initializes the configuration structure for use in SAI_RxConfig(). The initialized structure can remain unchanged in SAI_RxConfig() or it can be modified before calling SAI_RxConfig(). This is an example.

```
sai_config_t config;
SAI_RxGetDefaultConfig(&config);
```

Parameters

config	pointer to master configuration structure
--------	---

19.5.5.5 void SAI_Init (I2S_Type * *base*)

This API gates the SAI clock. The SAI module can't operate unless SAI_Init is called to enable the clock.

Parameters

hase	SAI base pointer.
base	SAI base pointer.
	1

19.5.5.6 void SAI_Deinit (I2S_Type * base)

This API gates the SAI clock. The SAI module can't operate unless SAI_TxInit or SAI_RxInit is called to enable the clock.

Parameters

base	SAI base pointer.
------	-------------------

19.5.5.7 void SAI_TxReset (I2S_Type * base)

This function enables the software reset and FIFO reset of SAI Tx. After reset, clear the reset bit.

base	SAI base pointer
------	------------------

19.5.5.8 void SAI_RxReset (I2S_Type * base)

This function enables the software reset and FIFO reset of SAI Rx. After reset, clear the reset bit.

Parameters

base	SAI base pointer
------	------------------

19.5.5.9 void SAI_TxEnable (I2S_Type * base, bool enable)

Parameters

base	SAI base pointer.
enable	True means enable SAI Tx, false means disable.

19.5.5.10 void SAI_RxEnable (I2S_Type * base, bool enable)

Parameters

base	SAI base pointer.
enable	True means enable SAI Rx, false means disable.

19.5.5.11 static void SAI_TxSetBitClockDirection (I2S_Type * base, sai_master_slave_t masterSlave) [inline], [static]

Select bit clock direction, master or slave.

Parameters

base	SAI base pointer.
------	-------------------

masterSlave	reference sai_master_slave_t.	
-------------	-------------------------------	--

19.5.5.12 static void SAI RxSetBitClockDirection (I2S Type * base, sai_master_slave_t masterSlave) [inline], [static]

Select bit clock direction, master or slave.

Parameters

base	SAI base pointer.
masterSlave	reference sai_master_slave_t.

19.5.5.13 static void SAI RxSetFrameSyncDirection (I2S Type * base, sai_master_slave_t masterSlave) [inline], [static]

Select frame sync direction, master or slave.

Parameters

base	SAI base pointer.
masterSlave	reference sai_master_slave_t.

19.5.5.14 static void SAI_TxSetFrameSyncDirection (I2S_Type * base, sai master slave t masterSlave) [inline], [static]

Select frame sync direction, master or slave.

Parameters

base	SAI base pointer.
masterSlave	reference sai_master_slave_t.

19.5.5.15 void SAI_TxSetBitClockRate (I2S_Type * base, uint32_t sourceClockHz, uint32 t sampleRate, uint32 t bitWidth, uint32 t channelNumbers)

base	SAI base pointer.
sourceClockHz	Bit clock source frequency.
sampleRate	Audio data sample rate.
bitWidth	Audio data bitWidth.
channel- Numbers	Audio channel numbers.

19.5.5.16 void SAI_RxSetBitClockRate (I2S_Type * base, uint32_t sourceClockHz, uint32_t sampleRate, uint32_t bitWidth, uint32_t channelNumbers)

Parameters

base	SAI base pointer.
sourceClockHz	Bit clock source frequency.
sampleRate	Audio data sample rate.
bitWidth	Audio data bitWidth.
channel- Numbers	Audio channel numbers.

19.5.5.17 void SAI_TxSetBitclockConfig (I2S_Type * base, sai_master_slave_t masterSlave, sai_bit_clock_t * config)

Parameters

base	SAI base pointer.
masterSlave	master or slave.
config	bit clock other configurations, can be NULL in slave mode.

19.5.5.18 void SAI_RxSetBitclockConfig (I2S_Type * base, sai_master_slave_t masterSlave, sai_bit_clock_t * config)

base	SAI base pointer.
masterSlave	master or slave.
config	bit clock other configurations, can be NULL in slave mode.

19.5.5.19 void SAI_TxSetFrameSyncConfig (I2S_Type * base, sai_master_slave_t masterSlave, sai_frame_sync_t * config)

Parameters

base	SAI base pointer.
masterSlave	master or slave.
config	frame sync configurations, can be NULL in slave mode.

19.5.5.20 void SAI_RxSetFrameSyncConfig (I2S_Type * base, sai_master_slave_t masterSlave, sai_frame_sync_t * config)

Parameters

base	SAI base pointer.
masterSlave	master or slave.
config	frame sync configurations, can be NULL in slave mode.

19.5.5.21 void SAI_TxSetSerialDataConfig (I2S_Type * base, sai_serial_data_t * config)

Parameters

base	SAI base pointer.
config	serial data configurations.

19.5.5.22 void SAI_RxSetSerialDataConfig (I2S_Type * base, sai_serial_data_t * config)

base	SAI base pointer.
config	serial data configurations.

19.5.5.23 void SAI_TxSetConfig (I2S_Type * base, sai_transceiver_t * config)

Parameters

base	SAI base pointer.
config	transmitter configurations.

19.5.5.24 void SAI_RxSetConfig (I2S_Type * base, sai_transceiver_t * config)

Parameters

base	SAI base pointer.
config	receiver configurations.

19.5.5.25 void SAI_GetClassicl2SConfig (sai_transceiver_t * config, sai_word_width_t bitWidth, sai_mono_stereo_t mode, uint32 t saiChannelMask)

Parameters

config	transceiver configurations.
bitWidth	audio data bitWidth.
mode	audio data channel.
saiChannel- Mask	mask value of the channel to be enable.

19.5.5.26 void SAI_GetLeftJustifiedConfig (sai_transceiver_t * config, sai_word_width_t bitWidth, sai_mono_stereo_t mode, uint32 t saiChannelMask)

config	transceiver configurations.
bitWidth	audio data bitWidth.
mode	audio data channel.
saiChannel- Mask	mask value of the channel to be enable.

19.5.5.27 void SAI_GetRightJustifiedConfig (sai_transceiver_t * config, sai_word_width_t bitWidth, sai_mono_stereo_t mode, uint32_t saiChannelMask)

Parameters

config	transceiver configurations.
bitWidth	audio data bitWidth.
mode	audio data channel.
saiChannel- Mask	mask value of the channel to be enable.

19.5.5.28 void SAI_GetTDMConfig (sai_transceiver_t * config, sai_frame_sync_len_t frameSyncWidth, sai_word_width_t bitWidth, uint32_t dataWordNum, uint32_t saiChannelMask)

Parameters

config	transceiver configurations.
frameSync- Width	length of frame sync.
bitWidth	audio data word width.
dataWordNum	word number in one frame.
saiChannel- Mask	mask value of the channel to be enable.

19.5.5.29 void SAI_GetDSPConfig (sai_transceiver_t * config, sai_frame_sync_len_t frameSyncWidth, sai_word_width_t bitWidth, sai_mono_stereo_t mode, uint32 t saiChannelMask)

Note

DSP mode is also called PCM mode which support MODE A and MODE B, DSP/PCM MODE A configuration flow. RX is similar but uses SAI_RxSetConfig instead of SAI_TxSetConfig:

DSP/PCM MODE B configuration flow for TX. RX is similar but uses SAI_RxSetConfig instead of SAI_TxSetConfig:

Parameters

config	transceiver configurations.
frameSync- Width	length of frame sync.
bitWidth	audio data bitWidth.
mode	audio data channel.
saiChannel- Mask	mask value of the channel to enable.

19.5.5.30 static uint32_t SAI_TxGetStatusFlag (I2S_Type * base) [inline], [static]

Parameters

base	SAI base pointer

Returns

SAI Tx status flag value. Use the Status Mask to get the status value needed.

19.5.5.31 static void SAI_TxClearStatusFlags (I2S_Type * base, uint32_t mask) [inline], [static]

base	SAI base pointer
mask	State mask. It can be a combination of the following source if defined: • kSAI_WordStartFlag • kSAI_SyncErrorFlag • kSAI_FIFOErrorFlag

19.5.5.32 static uint32_t SAI_RxGetStatusFlag (I2S_Type * base) [inline], [static]

Parameters

base	SAI base pointer
------	------------------

Returns

SAI Rx status flag value. Use the Status Mask to get the status value needed.

19.5.5.33 static void SAI_RxClearStatusFlags (I2S_Type * base, uint32_t mask) [inline], [static]

Parameters

base	SAI base pointer
mask	State mask. It can be a combination of the following sources if defined. • kSAI_WordStartFlag • kSAI_SyncErrorFlag • kSAI_FIFOErrorFlag

19.5.5.34 void SAI TxSoftwareReset (I2S Type * base, sai_reset_type_t resetType)

FIFO reset means clear all the data in the FIFO, and make the FIFO pointer both to 0. Software reset means clear the Tx internal logic, including the bit clock, frame count etc. But software reset will not clear any configuration registers like TCR1~TCR5. This function will also clear all the error flags such as FIFO error, sync error etc.

Parameters

base	SAI base pointer
tresetType	Reset type, FIFO reset or software reset

19.5.5.35 void SAI_RxSoftwareReset (I2S_Type * base, sai_reset_type_t resetType)

FIFO reset means clear all the data in the FIFO, and make the FIFO pointer both to 0. Software reset means clear the Rx internal logic, including the bit clock, frame count etc. But software reset will not clear any configuration registers like RCR1~RCR5. This function will also clear all the error flags such as FIFO error, sync error etc.

Parameters

base	SAI base pointer
resetType	Reset type, FIFO reset or software reset

19.5.5.36 void SAI_TxSetChannelFIFOMask (I2S_Type * base, uint8_t mask)

Parameters

base	SAI base pointer
	Channel enable mask, 0 means all channel FIFO disabled, 1 means channel 0 enabled, 3 means both channel 0 and channel 1 enabled.

19.5.5.37 void SAI RxSetChannelFIFOMask (I2S Type * base, uint8 t mask)

base	SAI base pointer
mask	Channel enable mask, 0 means all channel FIFO disabled, 1 means channel 0 enabled,
	3 means both channel 0 and channel 1 enabled.

19.5.5.38 void SAI_TxSetDataOrder (I2S_Type * base, sai_data_order_t order)

Parameters

base	SAI base pointer
order	Data order MSB or LSB

19.5.5.39 void SAI_RxSetDataOrder (I2S_Type * base, sai_data_order_t order)

Parameters

base	SAI base pointer
order	Data order MSB or LSB

19.5.5.40 void SAI_TxSetBitClockPolarity (I2S_Type * base, sai_clock_polarity_t polarity

Parameters

base	SAI base pointer
polarity	

19.5.5.41 void SAI_RxSetBitClockPolarity (I2S_Type * base, sai_clock_polarity_t polarity

Parameters

base	SAI base pointer
polarity	

SAI Driver

19.5.5.42 void SAI_TxSetFrameSyncPolarity (I2S_Type * base, sai_clock_polarity_t polarity)

base	SAI base pointer
polarity	

19.5.5.43 void SAI_RxSetFrameSyncPolarity (I2S_Type * base, sai_clock_polarity_t polarity)

Parameters

base	SAI base pointer
polarity	

19.5.5.44 static void SAI_TxEnableInterrupts (I2S_Type * base, uint32_t mask) [inline], [static]

Parameters

base	SAI base pointer
mask	interrupt source The parameter can be a combination of the following sources if defined. • kSAI_WordStartInterruptEnable • kSAI_SyncErrorInterruptEnable • kSAI_FIFOWarningInterruptEnable • kSAI_FIFORequestInterruptEnable • kSAI_FIFOErrorInterruptEnable

19.5.5.45 static void SAI_RxEnableInterrupts (I2S_Type * base, uint32_t mask) [inline], [static]

Parameters

base S.	SAI base pointer
	nterrupt source The parameter can be a combination of the following sources if defined. • kSAI_WordStartInterruptEnable • kSAI_SyncErrorInterruptEnable • kSAI_FIFOWarningInterruptEnable • kSAI_FIFORequestInterruptEnable • kSAI_FIFOErrorInterruptEnable

19.5.5.46 static void SAI_TxDisableInterrupts (I2S_Type * base, uint32_t mask) [inline], [static]

Parameters

base	SAI base pointer
mask	interrupt source The parameter can be a combination of the following sources if
	defined.
	 kSAI_WordStartInterruptEnable
	 kSAI_SyncErrorInterruptEnable
	 kSAI_FIFOWarningInterruptEnable
	 kSAI_FIFORequestInterruptEnable
	 kSAI_FIFOErrorInterruptEnable

19.5.5.47 static void SAI_RxDisableInterrupts (I2S_Type * base, uint32_t mask) [inline], [static]

base	SAI base pointer
mask	interrupt source The parameter can be a combination of the following sources if defined. • kSAI_WordStartInterruptEnable • kSAI_SyncErrorInterruptEnable • kSAI_FIFOWarningInterruptEnable • kSAI_FIFORequestInterruptEnable • kSAI_FIFOErrorInterruptEnable

19.5.5.48 static void SAI_TxEnableDMA (I2S_Type * base, uint32_t mask, bool enable) [inline], [static]

Parameters

base	SAI base pointer
mask	DMA source The parameter can be combination of the following sources if defined. • kSAI_FIFOWarningDMAEnable • kSAI_FIFORequestDMAEnable
enable	True means enable DMA, false means disable DMA.

19.5.5.49 static void SAI_RxEnableDMA (I2S_Type * base, uint32_t mask, bool enable) [inline], [static]

Parameters

base	SAI base pointer
mask	DMA source The parameter can be a combination of the following sources if defined.
	kSAI_FIFOWarningDMAEnable
	kSAI_FIFORequestDMAEnable

19.5.5.50 static uintptr t SAI TxGetDataRegisterAddress (I2S Type * base, uint32 t channel) [inline], [static]

This API is used to provide a transfer address for the SAI DMA transfer configuration.

Parameters

base	SAI base pointer.
channel	Which data channel used.

Returns

data register address.

19.5.5.51 static uintptr_t SAI_RxGetDataRegisterAddress (I2S_Type * base, uint32_t channel) [inline], [static]

This API is used to provide a transfer address for the SAI DMA transfer configuration.

Parameters

base	SAI base pointer.
channel	Which data channel used.

Returns

data register address.

19.5.5.52 void SAI_TxSetFormat (I2S_Type * base, sai_transfer_format_t * format, uint32_t mclkSourceClockHz, uint32_t bclkSourceClockHz)

Deprecated Do not use this function. It has been superceded by SAI_TxSetConfig

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

base	SAI base pointer.
format	Pointer to the SAI audio data format structure.
mclkSource- ClockHz	1 7
	SAI bit clock source frequency in Hz. If the bit clock source is a master clock, this value should equal the masterClockHz.

19.5.5.53 void SAI_RxSetFormat (I2S_Type * base, sai_transfer_format_t * format, uint32_t mclkSourceClockHz, uint32_t bclkSourceClockHz)

Deprecated Do not use this function. It has been superceded by SAI_RxSetConfig

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

Parameters

base	SAI base pointer.
format	Pointer to the SAI audio data format structure.
mclkSource- ClockHz	1 7
	1 2

19.5.5.54 void SAI_WriteBlocking (I2S_Type * base, uint32_t channel, uint32_t bitWidth, uint8 t * buffer, uint32 t size)

Note

This function blocks by polling until data is ready to be sent.

base	SAI base pointer.
channel	Data channel used.
bitWidth	How many bits in an audio word; usually 8/16/24/32 bits.
buffer	Pointer to the data to be written.
size	Bytes to be written.

19.5.5.55 void SAI_WriteMultiChannelBlocking (I2S_Type * base, uint32_t channel, uint32_t channelMask, uint32_t bitWidth, uint8_t * buffer, uint32_t size)

Note

This function blocks by polling until data is ready to be sent.

Parameters

base	SAI base pointer.
channel	Data channel used.
channelMask	channel mask.
bitWidth	How many bits in an audio word; usually 8/16/24/32 bits.
buffer	Pointer to the data to be written.
size	Bytes to be written.

19.5.5.56 static void SAI_WriteData (I2S_Type * base, uint32_t channel, uint32_t data) [inline], [static]

Parameters

base	SAI base pointer.
channel	Data channel used.
data	Data needs to be written.

19.5.5.57 void SAI_ReadBlocking (I2S_Type * base, uint32_t channel, uint32_t bitWidth, uint8_t * buffer, uint32_t size)

Note

This function blocks by polling until data is ready to be sent.

base	SAI base pointer.
channel	Data channel used.
bitWidth	How many bits in an audio word; usually 8/16/24/32 bits.
buffer	Pointer to the data to be read.
size	Bytes to be read.

19.5.5.58 void SAI_ReadMultiChannelBlocking (I2S_Type * base, uint32_t channel, uint32_t channelMask, uint32_t bitWidth, uint8_t * buffer, uint32_t size)

Note

This function blocks by polling until data is ready to be sent.

Parameters

base	SAI base pointer.
channel	Data channel used.
channelMask	channel mask.
bitWidth	How many bits in an audio word; usually 8/16/24/32 bits.
buffer	Pointer to the data to be read.
size	Bytes to be read.

19.5.5.59 static uint32_t SAI_ReadData (I2S_Type * base, uint32_t channel) [inline], [static]

Parameters

base	SAI base pointer.
channel	Data channel used.

Returns

Data in SAI FIFO.

SAI Driver

19.5.5.60 void SAI_TransferTxCreateHandle (I2S_Type * base, sai_handle_t * handle, sai_transfer_callback_t callback, void * userData)

This function initializes the Tx handle for the SAI Tx transactional APIs. Call this function once to get the handle initialized.

base	SAI base pointer	
handle	SAI handle pointer.	
callback	Pointer to the user callback function.	
userData	User parameter passed to the callback function	

19.5.5.61 void SAI_TransferRxCreateHandle (I2S_Type * base, sai_handle_t * handle, sai_transfer_callback_t callback, void * userData)

This function initializes the Rx handle for the SAI Rx transactional APIs. Call this function once to get the handle initialized.

Parameters

base	SAI base pointer.	
handle	SAI handle pointer.	
callback	Pointer to the user callback function.	
userData	User parameter passed to the callback function.	

19.5.5.62 void SAI_TransferTxSetConfig (I2S_Type * base, sai_handle_t * handle, sai_transceiver_t * config)

This function initializes the Tx, include bit clock, frame sync, master clock, serial data and fifo configurations.

Parameters

base	SAI base pointer.	
handle	SAI handle pointer.	
config	tranmitter configurations.	

19.5.5.63 void SAI_TransferRxSetConfig (I2S_Type * base, sai_handle_t * handle, sai_transceiver_t * config)

This function initializes the Rx, include bit clock, frame sync, master clock, serial data and fifo configurations.

base	SAI base pointer.	
handle	SAI handle pointer.	
config	receiver configurations.	

19.5.5.64 status_t SAI_TransferTxSetFormat (I2S_Type * base, sai_handle_t * handle, sai_transfer_format_t * format, uint32_t mclkSourceClockHz, uint32_t bclkSourceClockHz)

Deprecated Do not use this function. It has been superceded by SAI_TransferTxSetConfig

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

Parameters

base	SAI base pointer.	
handle	SAI handle pointer.	
format	Pointer to the SAI audio data format structure.	
mclkSource- ClockHz	SAI master clock source frequency in Hz.	
bclkSource- ClockHz	SAI bit clock source frequency in Hz. If a bit clock source is a master clock, this value should equal the masterClockHz in format.	

Returns

Status of this function. Return value is the status_t.

19.5.5.65 status_t SAI_TransferRxSetFormat (I2S_Type * base, sai_handle_t * handle, sai_transfer_format_t * format, uint32_t mclkSourceClockHz, uint32_t bclkSourceClockHz)

Deprecated Do not use this function. It has been superceded by SAI_TransferRxSetConfig

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

base	SAI base pointer.
handle	SAI handle pointer.
format	Pointer to the SAI audio data format structure.
mclkSource- ClockHz	SAI master clock source frequency in Hz.
bclkSource- ClockHz	SAI bit clock source frequency in Hz. If a bit clock source is a master clock, this value should equal the masterClockHz in format.

Returns

Status of this function. Return value is one of status t.

19.5.5.66 status_t SAI_TransferSendNonBlocking (I2S_Type * base, sai_handle_t * handle, sai_transfer_t * xfer)

Note

This API returns immediately after the transfer initiates. Call the SAI_TxGetTransferStatusIRQ to poll the transfer status and check whether the transfer is finished. If the return status is not kStatus_-SAI_Busy, the transfer is finished.

Parameters

base	ase SAI base pointer.	
handle	Pointer to the sai_handle_t structure which stores the transfer state.	
xfer	Pointer to the sai_transfer_t structure.	

Return values

kStatus_Success	Successfully started the data receive.
kStatus_SAI_TxBusy	Previous receive still not finished.
kStatus_InvalidArgument	The input parameter is invalid.

19.5.5.67 status_t SAI_TransferReceiveNonBlocking (I2S_Type * base, sai_handle_t * handle, sai_transfer_t * xfer)

Note

This API returns immediately after the transfer initiates. Call the SAI_RxGetTransferStatusIRQ to poll the transfer status and check whether the transfer is finished. If the return status is not kStatus_-SAI_Busy, the transfer is finished.

Parameters

base	e SAI base pointer	
handle	Pointer to the sai_handle_t structure which stores the transfer state.	
xfer	Pointer to the sai_transfer_t structure.	

Return values

kStatus_Success	Successfully started the data receive.
kStatus_SAI_RxBusy	Previous receive still not finished.
kStatus_InvalidArgument	The input parameter is invalid.

19.5.5.68 status_t SAI_TransferGetSendCount (I2S_Type * base, sai_handle_t * handle, size_t * count)

Parameters

base	SAI base pointer.	
handle	Pointer to the sai_handle_t structure which stores the transfer state.	
count	Bytes count sent.	

Return values

kStatus_Success	Succeed get the transfer count.
kStatus_NoTransferIn-	There is not a non-blocking transaction currently in progress.
Progress	

status_t SAI_TransferGetReceiveCount (I2S_Type * base, sai_handle_t * 19.5.5.69 handle, size_t * count)

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure which stores the transfer state.
count	Bytes count received.

Return values

kStatus_Success	Succeed get the transfer count.
kStatus_NoTransferIn-	There is not a non-blocking transaction currently in progress.
Progress	

19.5.5.70 void SAI_TransferAbortSend (I2S_Type * base, sai_handle_t * handle)

Note

This API can be called any time when an interrupt non-blocking transfer initiates to abort the transfer early.

Parameters

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure which stores the transfer state.

19.5.5.71 void SAI_TransferAbortReceive (I2S_Type * base, sai_handle_t * handle)

Note

This API can be called when an interrupt non-blocking transfer initiates to abort the transfer early.

Parameters

base	SAI base pointer
handle	Pointer to the sai_handle_t structure which stores the transfer state.

19.5.5.72 void SAI_TransferTerminateSend (I2S_Type * base, sai_handle_t * handle)

This function will clear all transfer slots buffered in the sai queue. If users only want to abort the current transfer slot, please call SAI_TransferAbortSend.

base	SAI base pointer.
handle	SAI eDMA handle pointer.

19.5.5.73 void SAI_TransferTerminateReceive (I2S_Type * base, sai_handle_t * handle)

This function will clear all transfer slots buffered in the sai queue. If users only want to abort the current transfer slot, please call SAI_TransferAbortReceive.

Parameters

base	SAI base pointer.
handle	SAI eDMA handle pointer.

19.5.5.74 void SAI_TransferTxHandleIRQ (I2S_Type * base, sai_handle_t * handle)

Parameters

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure.

19.5.5.75 void SAI_TransferRxHandleIRQ (I2S_Type * base, sai_handle_t * handle)

Parameters

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure.

19.6 SAI SDMA Driver

19.6.1 Typical use case

19.6.2 Overview

Multi fifo transfer use sai sdma driver

The SDMA multi fifo script support transfer data between multi peripheral fifos and memory, a typical user case is that receiving multi sai channel data and put it into memory as

```
channel 0 | channel 1 | channel 2 | channel 3 | channel 4 | ........
```

Multi fifo script is target to implement above feature, it can supports 1.configurable fifo watermark range from $1\sim(2^{12-1})$, it is a value of fifo_watermark * channel_numbers 2.configurable fifo numbers, support up to 15 continuous fifos 3.configurable fifo address offset, support address offset up to 64

Transmitting data using multi fifo is same as above.

Data Structures

• struct sai_sdma_handle_t

SAI DMA transfer handle, users should not touch the content of the handle. More...

Typedefs

• typedef void(* sai_sdma_callback_t)(I2S_Type *base, sai_sdma_handle_t *handle, status_t status, void *userData)

SAI SDMA transfer callback function for finish and error.

Driver version

• #define FSL_SAI_SDMA_DRIVER_VERSION (MAKE_VERSION(2, 5, 3)) *Version 2.5.3.*

SDMA Transactional

- void SAI_TransferTxSetFormatSDMA (I2S_Type *base, sai_sdma_handle_t *handle, sai_transfer_format_t *format, uint32_t mclkSourceClockHz, uint32_t bclkSourceClockHz)
 Configures the SAI Tx audio format.
- void SAI_TransferRxSetFormatSDMA (I2S_Type *base, sai_sdma_handle_t *handle, sai_transfer_format_t *format, uint32_t mclkSourceClockHz, uint32_t bclkSourceClockHz)
 Configures the SAI Rx audio format.
- status_t SAI_TransferSendSDMA (I2S_Type *base, sai_sdma_handle_t *handle, sai_transfer_- t *xfer)

Performs a non-blocking SAI transfer using DMA.

• status_t SAI_TransferReceiveSDMA (I2S_Type *base, sai_sdma_handle_t *handle, sai_transfer_t *xfer)

Performs a non-blocking SAI receive using SDMA.

- void <u>SAI_TransferAbortSendSDMA</u> (I2S_Type *base, sai_sdma_handle_t *handle) *Aborts a SAI transfer using SDMA*.
- void SAI_TransferAbortReceiveSDMA (I2S_Type *base, sai_sdma_handle_t *handle) Aborts a SAI receive using SDMA.
- void SAI_TransferTerminateReceiveSDMA (I2S_Type *base, sai_sdma_handle_t *handle)

 Terminate all the SAI sdma receive transfer.
- void SAI_TransferTerminateSendSDMÅ (I2S_Type *base, sai_sdma_handle_t *handle)

 Terminate all the SAI sdma send transfer.
- void SAI_TransferRxSetConfigSDMA (I2S_Type *base, sai_sdma_handle_t *handle, sai_transceiver_t *saiConfig)

brief Configures the SAI RX.

• void SAI_TransferTxSetConfigSDMA (I2S_Type *base, sai_sdma_handle_t *handle, sai_transceiver_t *saiConfig)

brief Configures the SAI Tx.

19.6.3 Data Structure Documentation

19.6.3.1 struct sai sdma handle

Data Fields

- sdma handle t * dmaHandle
 - DMA handler for SAI send.
- uint8_t bytesPerFrame

Bytes in a frame.

- uint8 t channel
 - start data channel
- uint8 t channelNums

total transfer channel numbers, used for multififo

• uint8 t channelMask

enabled channel mask value, refernece _sai_channel_mask

• uint8 t fifoOffset

fifo address offset between multifo

• uint32 t count

The transfer data count in a DMA request.

• uint32 t state

Internal state for SAI SDMA transfer.

• uint32_t eventSource

SAI event source number.

• sai sdma callback t callback

Callback for users while transfer finish or error occurs.

void * userData

User callback parameter.

• sdma_buffer_descriptor_t bdPool [SAI_XFER_QUEUE SIZE]

BD pool for SDMA transfer.

• sai transfer t saiQueue [SAI XFER QUEUE SIZE]

Transfer queue storing queued transfer.

• size t transferSize [SAI XFER QUEUE SIZE]

Data bytes need to transfer.

• volatile uint8_t queueUser

Index for user to queue transfer.

• volatile uint8 t queueDriver

Index for driver to get the transfer data and size.

Field Documentation

- (1) sdma_buffer_descriptor_t sai sdma handle t::bdPool[SAI_XFER_QUEUE_SIZE]
- (2) sai transfer t sai sdma handle t::saiQueue[SAI XFER QUEUE SIZE]
- (3) volatile uint8 t sai sdma handle t::queueUser

19.6.4 Function Documentation

19.6.4.1 void SAI_TransferTxCreateHandleSDMA (I2S_Type * base, sai_sdma_handle_t * handle, sai sdma callback t callback, void * userData, sdma handle t * dmaHandle, uint32 t eventSource)

This function initializes the SAI master DMA handle, which can be used for other SAI master transactional APIs. Usually, for a specified SAI instance, call this API once to get the initialized handle.

Parameters

base	SAI base pointer.
handle	SAI SDMA handle pointer.
base	SAI peripheral base address.
callback	Pointer to user callback function.
userData	User parameter passed to the callback function.
dmaHandle	SDMA handle pointer, this handle shall be static allocated by users.
eventSource	SAI event source number.

19.6.4.2 void SAI_TransferRxCreateHandleSDMA (I2S_Type * base, sai_sdma_handle_t * handle, sai_sdma_callback_t callback, void * userData, sdma_handle_t * dmaHandle, uint32 t eventSource)

This function initializes the SAI slave DMA handle, which can be used for other SAI master transactional APIs. Usually, for a specified SAI instance, call this API once to get the initialized handle.

Parameters

base	SAI base pointer.
handle	SAI SDMA handle pointer.
base	SAI peripheral base address.
callback	Pointer to user callback function.
userData	User parameter passed to the callback function.
dmaHandle	SDMA handle pointer, this handle shall be static allocated by users.
eventSource	SAI event source number.

19.6.4.3 void SAI_TransferTxSetFormatSDMA (I2S_Type * base, sai_sdma_handle_t * handle, sai_transfer_format_t * format, uint32 t mclkSourceClockHz, uint32 t bclkSourceClockHz)

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred. This function also sets the SDMA parameter according to formatting requirements.

base	SAI base pointer.
handle	SAI SDMA handle pointer.
format	Pointer to SAI audio data format structure.
mclkSource- ClockHz	SAI master clock source frequency in Hz.
bclkSource- ClockHz	SAI bit clock source frequency in Hz. If bit clock source is master clock, this value should equals to masterClockHz in format.

Return values

kStatus_Success	Audio format set successfully.
kStatus_InvalidArgument	The input argument is invalid.

19.6.4.4 void SAI_TransferRxSetFormatSDMA (I2S_Type * base, sai_sdma_handle_t * handle, sai_transfer_format_t * format, uint32_t mclkSourceClockHz, uint32_t bclkSourceClockHz)

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred. This function also sets the SDMA parameter according to formatting requirements.

Parameters

base	SAI base pointer.
handle	SAI SDMA handle pointer.
format	Pointer to SAI audio data format structure.
mclkSource- ClockHz	SAI master clock source frequency in Hz.
bclkSource- ClockHz	SAI bit clock source frequency in Hz. If a bit clock source is the master clock, this value should equal to masterClockHz in format.

Return values

kStatus_Success	Audio format set successfully.
kStatus_InvalidArgument	The input argument is invalid.

19.6.4.5 status_t SAI_TransferSendSDMA (I2S_Type * base, sai_sdma_handle_t * handle, sai_transfer_t * xfer)

Note

This interface returns immediately after the transfer initiates. Call SAI_GetTransferStatus to poll the transfer status and check whether the SAI transfer is finished.

Parameters

base	SAI base pointer.
handle	SAI SDMA handle pointer.
xfer	Pointer to the DMA transfer structure.

Return values

kStatus_Success	Start a SAI SDMA send successfully.
kStatus_InvalidArgument	The input argument is invalid.
kStatus_TxBusy	SAI is busy sending data.

19.6.4.6 status_t SAI_TransferReceiveSDMA (I2S_Type * base, sai_sdma_handle_t * handle, sai_transfer_t * xfer)

Note

This interface returns immediately after the transfer initiates. Call the SAI_GetReceiveRemaining-Bytes to poll the transfer status and check whether the SAI transfer is finished.

Parameters

base	SAI base pointer
handle	SAI SDMA handle pointer.
xfer	Pointer to DMA transfer structure.

Return values

kStatus_Success	Start a SAI SDMA receive successfully.
kStatus_InvalidArgument	The input argument is invalid.
kStatus_RxBusy	SAI is busy receiving data.

19.6.4.7 void SAI_TransferAbortSendSDMA (I2S_Type * base, sai_sdma_handle_t * handle)

base	SAI base pointer.
handle	SAI SDMA handle pointer.

19.6.4.8 void SAI_TransferAbortReceiveSDMA (I2S_Type * base, sai_sdma_handle_t * handle)

Parameters

base	SAI base pointer
handle	SAI SDMA handle pointer.

19.6.4.9 void SAI_TransferTerminateReceiveSDMA (I2S_Type * base, sai_sdma_handle_t * handle)

Parameters

base	SAI base pointer.
handle	SAI SDMA handle pointer.

19.6.4.10 void SAI_TransferTerminateSendSDMA (I2S_Type * base, sai_sdma_handle_t * handle)

Parameters

base	SAI base pointer.
handle	SAI SDMA handle pointer.

19.6.4.11 void SAI_TransferRxSetConfigSDMA (I2S_Type * base, sai_sdma_handle_t * handle, sai_transceiver_t * saiConfig)

param base SAI base pointer. param handle SAI SDMA handle pointer. param saiConig sai configurations.

19.6.4.12 void SAI_TransferTxSetConfigSDMA (I2S_Type * base, sai_sdma_handle_t * handle, sai_transceiver_t * saiConfig)

param base SAI base pointer. param handle SAI SDMA handle pointer. param saiConig sai configurations.

Chapter 20

SDMA: Smart Direct Memory Access (SDMA) Controller **Driver**

20.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Smart Direct Memory Access (SDMA) of devices.

20.2 Typical use case

20.2.1 **SDMA Operation**

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/sdma

Data Structures

• struct sdma config t

SDMA global configuration structure. More...

• struct sdma_multi_fifo_config_t

SDMA multi fifo configurations. More...

struct sdma_sw_done_config_t

SDMA sw done configurations. More...

• struct sdma_p2p_config_t

SDMA peripheral to peripheral R7 config. More...

struct sdma_transfer_config_t

SDMA transfer configuration. More...

• struct sdma_buffer_descriptor_t

SDMA buffer descriptor structure. More...

struct sdma_channel_control_t

SDMA channel control descriptor structure. More...

struct sdma_context_data_t

SDMA context structure for each channel. More...

struct sdma_handle_t

SDMA transfer handle structure. More...

Typedefs

• typedef void(* sdma_callback)(struct _sdma_handle *handle, void *userData, bool transferDone, uint32 t bdIndex)

Define callback function for SDMA.

Enumerations

```
enum sdma_transfer_size_t {
 kSDMA TransferSize1Bytes = 0x1U,
 kSDMA TransferSize2Bytes = 0x2U,
 kSDMA_TransferSize3Bytes = 0x3U,
 kSDMA TransferSize4Bytes = 0x0U }
    SDMA transfer configuration.
enum sdma_bd_status_t {
 kSDMA\_BDStatusDone = 0x1U,
 kSDMA_BDStatusWrap = 0x2U,
 kSDMA_BDStatusContinuous = 0x4U,
 kSDMA BDStatusInterrupt = 0x8U,
 kSDMA_BDStatusError = 0x10U,
 kSDMA_BDStatusLast,
 kSDMA BDStatusExtend = 0x80U }
    SDMA buffer descriptor status.
enum sdma_bd_command_t {
 kSDMA\_BDCommandSETDM = 0x1U,
 kSDMA BDCommandGETDM = 0x2U,
 kSDMA\_BDCommandSETPM = 0x4U,
 kSDMA_BDCommandGETPM = 0x6U,
 kSDMA\_BDCommandSETCTX = 0x7U,
 kSDMA BDCommandGETCTX = 0x3U }
    SDMA buffer descriptor command.
enum sdma_context_switch_mode_t {
 kSDMA\_ContextSwitchModeStatic = 0x0U,
 kSDMA_ContextSwitchModeDynamicLowPower,
 kSDMA_ContextSwitchModeDynamicWithNoLoop,
 kSDMA ContextSwitchModeDynamic }
    SDMA context switch mode.
enum sdma_clock_ratio_t {
 kSDMA_HalfARMClockFreq = 0x0U,
 kSDMA ARMClockFreq }
    SDMA core clock frequency ratio to the ARM DMA interface.
enum sdma_transfer_type_t {
 kSDMA\_MemoryToMemory = 0x0U,
 kSDMA PeripheralToMemory,
 kSDMA_MemoryToPeripheral,
 kSDMA_PeripheralToPeripheral }
    SDMA transfer type.
enum sdma_peripheral_t {
```

```
kSDMA_PeripheralTypeMemory = 0x0,
 kSDMA_PeripheralTypeUART,
 kSDMA_PeripheralTypeUART_SP.
 kSDMA_PeripheralTypeSPDIF,
 kSDMA PeripheralNormal,
 kSDMA_PeripheralNormal_SP,
 kSDMA_PeripheralMultiFifoPDM,
 kSDMA_PeripheralMultiFifoSaiRX,
 kSDMA PeripheralMultiFifoSaiTX,
 kSDMA_PeripheralASRCM2P,
 kSDMA_PeripheralASRCP2M,
 kSDMA_PeripheralASRCP2P }
    Peripheral type use SDMA.
• enum {
 kStatus SDMA_ERROR = MAKE_STATUS(kStatusGroup_SDMA, 0),
 kStatus_SDMA_Busy = MAKE_STATUS(kStatusGroup_SDMA, 1) }
    _sdma_transfer_status SDMA transfer status
• enum {
 kSDMA_MultiFifoWatermarkLevelMask = 0xFFFU,
 kSDMA\_MultiFifoNumsMask = 0xFU,
 kSDMA MultiFifoOffsetMask = 0xFU,
 kSDMA MultiFifoSwDoneMask = 0x1U,
 kSDMA MultiFifoSwDoneSelectorMask = 0xFU }
    _sdma_multi_fifo_mask SDMA multi fifo mask
• enum {
 kSDMA_MultiFifoWatermarkLevelShift = 0U,
 kSDMA MultiFifoNumsShift = 12U,
 kSDMA_MultiFifoOffsetShift = 16U,
 kSDMA_MultiFifoSwDoneShift = 23U,
 kSDMA MultiFifoSwDoneSelectorShift = 24U }
    _sdma_multi_fifo_shift SDMA multi fifo shift
• enum {
 kSDMA_DoneChannel0 = 0U,
 kSDMA DoneChannel1 = 1U,
 kSDMA DoneChannel2 = 2U,
 kSDMA DoneChannel3 = 3U,
 kSDMA_DoneChannel4 = 4U,
 kSDMA DoneChannel5 = 5U,
 kSDMA_DoneChannel6 = 6U.
 kSDMA_DoneChannel7 = 7U }
    _sdma_done_channel SDMA done channel
enum sdma_done_src_t {
```

```
kSDMA DoneSrcSW = 0U.
kSDMA_DoneSrcHwEvent0U = 1U,
kSDMA DoneSrcHwEvent1U = 2U,
kSDMA_DoneSrcHwEvent2U = 3U,
kSDMA DoneSrcHwEvent3U = 4U,
kSDMA DoneSrcHwEvent4U = 5U,
kSDMA_DoneSrcHwEvent5U = 6U,
kSDMA_DoneSrCHwEvent6U = 7U
kSDMA DoneSrcHwEvent7U = 8U,
kSDMA_DoneSrcHwEvent8U = 9U,
kSDMA_DoneSrcHwEvent9U = 10U,
kSDMA DoneSrcHwEvent10U = 11U,
kSDMA_DoneSrcHwEvent11U = 12U,
kSDMA DoneSrcHwEvent12U = 13U,
kSDMA_DoneSrcHwEvent13U = 14U,
kSDMA DoneSrcHwEvent14U = 15U,
kSDMA DoneSrcHwEvent15U = 16U,
kSDMA_DoneSrcHwEvent16U = 17U,
kSDMA_DoneSrcHwEvent17U = 18U,
kSDMA DoneSrcHwEvent18U = 19U,
kSDMA_DoneSrcHwEvent19U = 20U,
kSDMA DoneSrcHwEvent20U = 21U,
kSDMA_DoneSrcHwEvent21U = 22U,
kSDMA DoneSrcHwEvent22U = 23U,
kSDMA DoneSrcHwEvent23U = 24U,
kSDMA_DoneSrcHwEvent24U = 25U,
kSDMA_DoneSrcHwEvent25U = 26U,
kSDMA DoneSrcHwEvent26U = 27U,
kSDMA DoneSrcHwEvent27U = 28U,
kSDMA DoneSrcHwEvent28U = 29U,
kSDMA_DoneSrcHwEvent29U = 30U,
kSDMA DoneSrcHwEvent30U = 31U,
kSDMA DoneSrcHwEvent31U = 32U }
  SDMA done source.
```

Driver version

• #define FSL_SDMA_DRIVER_VERSION (MAKE_VERSION(2, 4, 1)) SDMA driver version.

SDMA initialization and de-initialization

- void SDMA_Init (SDMAARM_Type *base, const sdma_config_t *config)

 Initializes the SDMA peripheral.
- void SDMA_Deinit (SDMAARM_Type *base)

 Deinitializes the SDMA peripheral.

- void SDMA_GetDefaultConfig (sdma_config_t *config)
 - Gets the SDMA default configuration structure.
- void SDMA_ResetModule (SDMAARM_Type *base)

Sets all SDMA core register to reset status.

SDMA Channel Operation

- static void SDMA_EnableChannelErrorInterrupts (SDMAARM_Type *base, uint32_t channel) Enables the interrupt source for the SDMA error.
- static void SDMA_DisableChannelErrorInterrupts (SDMAARM_Type *base, uint32_t channel) Disables the interrupt source for the SDMA error.

SDMA Buffer Descriptor Operation

• void SDMA_ConfigBufferDescriptor (sdma_buffer_descriptor_t *bd, uint32_t srcAddr, uint32_t destAddr, sdma_transfer_size_t busWidth, size_t bufferSize, bool isLast, bool enableInterrupt, bool isWrap, sdma_transfer_type_t type)

Sets buffer descriptor contents.

SDMA Channel Transfer Operation

- static void SDMA_SetChannelPriority (SDMAARM_Type *base, uint32_t channel, uint8_t priority)
 - Set SDMA channel priority.
- static void SDMA_SetSourceChannel (SDMAARM_Type *base, uint32_t source, uint32_t channel-Mask)
 - Set SDMA request source mapping channel.
- static void SDMA_StartChannelSoftware (SDMAARM_Type *base, uint32_t channel)
 - Start a SDMA channel by software trigger.
- static void SDMA_StartChannelEvents (SDMAARM_Type *base, uint32_t channel) Start a SDMA channel by hardware events.
- static void SDMA_StopChannel (SDMAARM_Type *base, uint32_t channel) Stop a SDMA channel.
- void SDMA_SetContextSwitchMode (SDMAARM_Type *base, sdma_context_switch_mode_t mode)

Set the SDMA context switch mode.

SDMA Channel Status Operation

- static uint32_t SDMA_GetChannelInterruptStatus (SDMAARM_Type *base) Gets the SDMA interrupt status of all channels.
- static void SDMA_ClearChannelInterruptStatus (SDMAARM_Type *base, uint32_t mask) Clear the SDMA channel interrupt status of specific channels.
- static uint32_t SDMA_GetChannelStopStatus (SDMAARM_Type *base)

Gets the SDMA stop status of all channels.

- static void SDMA_ClearChannelStopStatus (SDMAARM_Type *base, uint32_t mask)
 - Clear the SDMA channel stop status of specific channels.
- static uint32_t SDMA_GetChannelPendStatus (SDMAARM_Type *base)
 - Gets the SDMA channel pending status of all channels.
- static void SDMA_ClearChannelPendStatus (SDMAARM_Type *base, uint32_t mask)

Clear the SDMA channel pending status of specific channels.

• static uint32_t SDMA_GetErrorStatus (SDMAARM_Type *base)

Gets the SDMA channel error status.

• bool SDMA_GetRequestSourceStatus (SDMAARM_Type *base, uint32_t source)

Gets the SDMA request source pending status.

SDMA Transactional Operation

• void SDMA_CreateHandle (sdma_handle_t *handle, SDMAARM_Type *base, uint32_t channel, sdma_context_data_t *context)

Creates the SDMA handle.

• void SDMA_InstallBDMemory (sdma_handle_t *handle, sdma_buffer_descriptor_t *BDPool, uint32_t BDCount)

Installs the BDs memory pool into the SDMA handle.

- void SDMA_SetCallback (sdma_handle_t *handle, sdma_callback callback, void *userData)

 Installs a callback function for the SDMA transfer.
- void SDMA_SetMultiFifoConfig (sdma_transfer_config_t *config, uint32_t fifoNums, uint32_t fifoOffset)

multi fifo configurations.

• void SDMA_EnableSwDone (SDMAARM_Type *base, sdma_transfer_config_t *config, uint8_t sel, sdma_peripheral_t type)

enable sdma sw done feature.

void SDMA_SetDoneConfig (SDMAARM_Type *base, sdma_transfer_config_t *config, sdma_peripheral_t type, sdma_done_src_t doneSrc)

sdma channel done configurations.

void SDMA_LoadScript (SDMAARM_Type *base, uint32_t destAddr, void *srcAddr, size_-t bufferSizeBytes)

load script to sdma program memory.

• void SDMA_DumpScript (SDMAARM_Type *base, uint32_t srcAddr, void *destAddr, size_t bufferSizeBytes)

dump script from sdma program memory.

- static const char * SDMA_GetRamScriptVersion (SDMAARM_Type *base)

 Get RAM script version.
- void SDMA_PrepareTransfer (sdma_transfer_config_t *config, uint32_t srcAddr, uint32_t dest-Addr, uint32_t srcWidth, uint32_t destWidth, uint32_t bytesEachRequest, uint32_t transferSize, uint32_t eventSource, sdma_peripheral_t peripheral, sdma_transfer_type_t type)

Prepares the SDMA transfer structure.

void SDMA_PrepareP2PTransfer (sdma_transfer_config_t *config, uint32_t srcAddr, uint32_t dest-Addr, uint32_t srcWidth, uint32_t destWidth, uint32_t bytesEachRequest, uint32_t transferSize, uint32_t eventSource, uint32_t eventSource1, sdma_peripheral_t peripheral, sdma_p2p_config_t *p2p)

Prepares the SDMA P2P transfer structure.

- void SDMA_SubmitTransfer (sdma_handle_t *handle, const sdma_transfer_config_t *config)

 Submits the SDMA transfer request.
- void SDMA_StartTransfer (sdma_handle_t *handle)

SDMA starts transfer.

void SDMA_StopTransfer (sdma_handle_t *handle)

SDMA stops transfer.

• void SDMA AbortTransfer (sdma handle t *handle)

SDMA aborts transfer.

- uint32_t SDMA_GetTransferredBytes (sdma_handle_t *handle)
 - Get transferred bytes while not using BD pools.
- void SDMA_HandleIRQ (sdma_handle_t *handle)
 SDMA IRQ handler for complete a buffer descriptor transfer.

20.3 Data Structure Documentation

20.3.1 struct sdma_config_t

Data Fields

- bool enableRealTimeDebugPin
 - *If enable real-time debug pin, default is closed to reduce power consumption.*
- bool isSoftwareResetClearLock
 - If software reset clears the LOCK bit which prevent writing SDMA scripts into SDMA.
- sdma_clock_ratio_t ratio
 - SDMA core clock ratio to ARM platform DMA interface.

Field Documentation

- (1) bool sdma_config_t::enableRealTimeDebugPin
- (2) bool sdma_config_t::isSoftwareResetClearLock

20.3.2 struct sdma multi fifo config t

Data Fields

- uint8 t fifoNums
 - fifo numbers
- uint8_t fifoOffset

offset between multi fifo data register address

20.3.3 struct sdma_sw_done_config_t

Data Fields

- bool enableSwDone
 - true is enable sw done, false is disable
- uint8 t swDoneSel

sw done channel number per peripheral type

20.3.4 struct sdma_p2p_config_t

Data Fields

• uint8 t sourceWatermark

lower watermark value

• uint8 t destWatermark

higher water makr value

bool continuousTransfer

0: the amount of samples to be transferred is equal to the cont field of mode word 1: the amount of samples to be transferred is unknown and script will keep on transferring as long as both events are detected and script must be stopped by application.

Field Documentation

(1) bool sdma_p2p_config_t::continuousTransfer

20.3.5 struct sdma_transfer_config_t

This structure configures the source/destination transfer attribute.

Data Fields

uint32_t srcAddr

Source address of the transfer.

• uint32 t destAddr

Destination address of the transfer.

• sdma transfer size t srcTransferSize

Source data transfer size.

• sdma_transfer_size_t destTransferSize

Destination data transfer size.

uint32_t bytesPerRequest

Bytes to transfer in a minor loop.

• uint32 t transferSzie

Bytes to transfer for this descriptor.

• uint32_t scriptAddr

SDMA script address located in SDMA ROM.

• uint32 t eventSource

Event source number for the channel.

• uint32_t eventSource1

event source 1

• bool isEventIgnore

True means software trigger, false means hardware trigger.

bool isSoftTriggerIgnore

If ignore the HE bit, 1 means use hardware events trigger, 0 means software trigger.

sdma_transfer_type_t type

Transfer type, transfer type used to decide the SDMA script.

sdma_multi_fifo_config_t multiFifo

multi fifo configurations

• sdma_sw_done_config_t swDone

sw done selector

• uint32_t watermarkLevel

watermark level

• uint32 t eventMask0

event mask 0

• uint32_t eventMask1

event mask 1

Field Documentation

- (1) sdma_transfer_size_t sdma_transfer_config_t::srcTransferSize
- (2) sdma_transfer_size_t sdma_transfer_config_t::destTransferSize
- (3) uint32_t sdma_transfer_config_t::scriptAddr
- (4) uint32 t sdma transfer config t::eventSource

0 means no event, use software trigger

(5) sdma_transfer_type_t sdma_transfer_config_t::type

20.3.6 struct sdma_buffer_descriptor_t

This structure is a buffer descriptor, this structure describes the buffer start address and other options

Data Fields

- uint32_t count: 16
 - Bytes of the buffer length for this buffer descriptor.
- uint32_t status: 8
 - E,R,I,C,W,D status bits stored here.
- uint32 t command: 8
 - command mostlky used for channel 0
- uint32_t bufferAddr
 - Buffer start address for this descriptor.
- uint32_t extendBufferAddr

External buffer start address, this is an optional for a transfer.

Field Documentation

- (1) uint32_t sdma_buffer_descriptor_t::count
- (2) uint32_t sdma_buffer_descriptor_t::bufferAddr
- (3) uint32_t sdma_buffer_descriptor_t::extendBufferAddr

20.3.7 struct sdma channel control t

Data Fields

• uint32 t currentBDAddr

Address of current buffer descriptor processed.

• uint32 t baseBDAddr

The start address of the buffer descriptor array.

• uint32_t channelDesc

Optional for transfer.

• uint32 t status

Channel status.

20.3.8 struct sdma_context_data_t

This structure can be load into SDMA core, with this structure, SDMA scripts can start work.

Data Fields

• uint32_t GeneralReg [8] 8 general regsiters used for SDMA RISC core

20.3.9 struct sdma_handle_t

Data Fields

• sdma callback callback

Callback function for major count exhausted.

void * userData

Callback function parameter.

SDMAARM_Type * base

SDMA peripheral base address.

• sdma_buffer_descriptor_t * BDPool

Pointer to memory stored BD arrays.

• uint32_t bdCount

How many buffer descriptor.

• uint32_t bdIndex

How many buffer descriptor.

• uint32_t eventSource

Event source count for the channel.

uint32_t eventSource1

Event source 1 count for the channel.

sdma context data t * context

Channel context to exectute in SDMA.

• uint8 t channel

SDMA channel number.

• uint8_t priority

SDMA channel priority.

uint8_t flags

The status of the current channel.

bool isRamscriptLoaded

Flag to indicate the status of ram script.

Field Documentation

- (1) sdma_callback sdma handle t::callback
- (2) void* sdma_handle_t::userData
- (3) SDMAARM Type* sdma handle t::base
- (4) sdma_buffer_descriptor_t* sdma_handle_t::BDPool
- (5) uint8 t sdma handle t::channel
- (6) uint8_t sdma_handle_t::flags
- 20.4 Macro Definition Documentation
- 20.4.1 #define FSL SDMA DRIVER VERSION (MAKE_VERSION(2, 4, 1))

Version 2.4.1.

20.5 Typedef Documentation

- 20.5.1 typedef void(* sdma_callback)(struct _sdma_handle *handle, void *userData, bool transferDone, uint32_t bdIndex)
- 20.6 Enumeration Type Documentation
- 20.6.1 enum sdma_transfer_size_t

Enumerator

kSDMA_TransferSize1Bytes Source/Destination data transfer size is 1 byte every time. **kSDMA_TransferSize2Bytes** Source/Destination data transfer size is 2 bytes every time. **kSDMA_TransferSize3Bytes** Source/Destination data transfer size is 3 bytes every time. **kSDMA** TransferSize4Bytes Source/Destination data transfer size is 4 bytes every time.

20.6.2 enum sdma_bd_status_t

Enumerator

kSDMA_BDStatusDone BD ownership, 0 means ARM core owns the BD, while 1 means SDMA owns BD.

kSDMA BDStatusWrap While this BD is last one, the next BD will be the first one.

kSDMA_BDStatusContinuous Buffer is allowed to transfer/receive to/from multiple buffers.

kSDMA_BDStatusInterrupt While this BD finished, send an interrupt.

kSDMA BDStatusError Error occurred on buffer descriptor command.

kSDMA BDStatus Last This BD is the last BD in this array. It means the transfer ended after this buffer

kSDMA_BDStatusExtend Buffer descriptor extend status for SDMA scripts.

20.6.3 enum sdma_bd_command_t

Enumerator

kSDMA_BDCommandSETDM Load SDMA data memory from ARM core memory buffer.

kSDMA BDCommandGETDM Copy SDMA data memory to ARM core memory buffer.

kSDMA_BDCommandSETPM Load SDMA program memory from ARM core memory buffer.

kSDMA_BDCommandGETPM Copy SDMA program memory to ARM core memory buffer.

kSDMA BDCommandSETCTX Load context for one channel into SDMA RAM from ARM platform memory buffer.

kSDMA_BDCommandGETCTX Copy context for one channel from SDMA RAM to ARM platform memory buffer.

20.6.4 enum sdma context switch mode t

Enumerator

kSDMA ContextSwitchModeStatic SDMA context switch mode static.

kSDMA_ContextSwitchModeDynamicLowPower SDMA context switch mode dynamic with low

kSDMA ContextSwitchModeDynamicWithNoLoop SDMA context switch mode dynamic with no loop.

kSDMA_ContextSwitchModeDynamic SDMA context switch mode dynamic.

20.6.5 enum sdma clock ratio t

Enumerator

kSDMA HalfARMClockFreq SDMA core clock frequency half of ARM platform. kSDMA_ARMClockFreq SDMA core clock frequency equals to ARM platform.

20.6.6 enum sdma_transfer_type_t

Enumerator

kSDMA_Memory ToMemory Transfer from memory to memory.

kSDMA_PeripheralToMemory Transfer from peripheral to memory.

kSDMA *MemoryToPeripheral* Transfer from memory to peripheral.

kSDMA_PeripheralToPeripheral Transfer from peripheral to peripheral.

20.6.7 enum sdma peripheral t

Enumerator

kSDMA_PeripheralTypeMemory Peripheral DDR memory.

kSDMA_PeripheralTypeUART UART use SDMA.

kSDMA PeripheralTypeUART SP UART instance in SPBA use SDMA.

kSDMA_PeripheralTypeSPDIF SPDIF use SDMA.

kSDMA_PeripheralNormal Normal peripheral use SDMA.

kSDMA PeripheralNormal SP Normal peripheral in SPBA use SDMA.

kSDMA_PeripheralMultiFifoPDM multi fifo PDM

kSDMA_PeripheralMultiFifoSaiRX multi fifo sai rx use SDMA

kSDMA_PeripheralMultiFifoSaiTX multi fifo sai tx use SDMA

kSDMA PeripheralASRCM2P asrc m2p

kSDMA PeripheralASRCP2M asrc p2m

kSDMA_PeripheralASRCP2P asrc p2p

20.6.8 anonymous enum

Enumerator

kStatus_SDMA_ERROR SDMA context error.

kStatus SDMA Busy Channel is busy and can't handle the transfer request.

20.6.9 anonymous enum

Enumerator

kSDMA_MultiFifoWatermarkLevelMask multi fifo watermark level mask kSDMA MultiFifoNumsMask multi fifo nums mask kSDMA_MultiFifoOffsetMask multi fifo offset mask kSDMA MultiFifoSwDoneMask multi fifo sw done mask kSDMA MultiFifoSwDoneSelectorMask multi fifo sw done selector mask

20.6.10 anonymous enum

Enumerator

kSDMA_MultiFifoWatermarkLevelShift multi fifo watermark level shift kSDMA_MultiFifoNumsShift multi fifo nums shift kSDMA MultiFifoOffsetShift multi fifo offset shift kSDMA MultiFifoSwDoneShift multi fifo sw done shift kSDMA MultiFifoSwDoneSelectorShift multi fifo sw done selector shift

20.6.11 anonymous enum

Enumerator

kSDMA_DoneChannel0 SDMA done channel 0. **kSDMA DoneChannel1** SDMA done channel 1. **kSDMA DoneChannel2** SDMA done channel 2. **kSDMA DoneChannel3** SDMA done channel 3. **kSDMA DoneChannel4** SDMA done channel 4. kSDMA DoneChannel5 SDMA done channel 5. **kSDMA_DoneChannel6** SDMA done channel 6. kSDMA DoneChannel7 SDMA done channel 7.

20.6.12 enum sdma_done_src_t

Enumerator

```
kSDMA DoneSrcSW software done
kSDMA DoneSrcHwEvent0U HW event 0 is used for DONE event.
kSDMA DoneSrcHwEvent1U HW event 1 is used for DONE event.
kSDMA_DoneSrcHwEvent2U HW event 2 is used for DONE event.
kSDMA DoneSrcHwEvent3U HW event 3 is used for DONE event.
kSDMA DoneSrcHwEvent4U HW event 4 is used for DONE event.
```

```
kSDMA DoneSrcHwEvent5U HW event 5 is used for DONE event.
kSDMA DoneSrCHwEvent6U HW event 6 is used for DONE event.
kSDMA DoneSrcHwEvent7U HW event 7 is used for DONE event.
kSDMA_DoneSrcHwEvent8U HW event 8 is used for DONE event.
kSDMA DoneSrcHwEvent9U HW event 9 is used for DONE event.
kSDMA DoneSrcHwEvent10U HW event 10 is used for DONE event.
kSDMA_DoneSrcHwEvent11U HW event 11 is used for DONE event.
kSDMA_DoneSrcHwEvent12U HW event 12 is used for DONE event.
kSDMA DoneSrcHwEvent13U HW event 13 is used for DONE event.
kSDMA_DoneSrcHwEvent14U HW event 14 is used for DONE event.
kSDMA DoneSrcHwEvent15U HW event 15 is used for DONE event.
kSDMA_DoneSrcHwEvent16U HW event 16 is used for DONE event.
kSDMA DoneSrcHwEvent17U HW event 17 is used for DONE event.
kSDMA DoneSrcHwEvent18U HW event 18 is used for DONE event.
kSDMA_DoneSrcHwEvent19U HW event 19 is used for DONE event.
kSDMA DoneSrcHwEvent20U HW event 20 is used for DONE event.
kSDMA DoneSrcHwEvent21U HW event 21 is used for DONE event.
kSDMA_DoneSrcHwEvent22U HW event 22 is used for DONE event.
kSDMA_DoneSrcHwEvent23U HW event 23 is used for DONE event.
kSDMA_DoneSrcHwEvent24U HW event 24 is used for DONE event.
kSDMA_DoneSrcHwEvent25U HW event 25 is used for DONE event.
kSDMA DoneSrcHwEvent26U HW event 26 is used for DONE event.
kSDMA_DoneSrcHwEvent27U HW event 27 is used for DONE event.
kSDMA DoneSrcHwEvent28U HW event 28 is used for DONE event.
kSDMA DoneSrcHwEvent29U HW event 29 is used for DONE event.
kSDMA_DoneSrcHwEvent30U HW event 30 is used for DONE event.
kSDMA_DoneSrcHwEvent31U HW event 31 is used for DONE event.
```

20.7 **Function Documentation**

20.7.1 void SDMA Init (SDMAARM Type * base, const sdma config t * config)

This function ungates the SDMA clock and configures the SDMA peripheral according to the configuration structure.

Parameters

base	SDMA peripheral base address.
config	A pointer to the configuration structure, see "sdma_config_t".

Note

This function enables the minor loop map feature.

20.7.2 void SDMA_Deinit (SDMAARM_Type * base)

This function gates the SDMA clock.

base	SDMA peripheral base address.
------	-------------------------------

20.7.3 void SDMA GetDefaultConfig (sdma_config_t * config)

This function sets the configuration structure to default values. The default configuration is set to the following values.

```
config.enableRealTimeDebugPin = false;
config.isSoftwareResetClearLock = true;
config.ratio = kSDMA_HalfARMClockFreq;
```

Parameters

config	A pointer to the SDMA configuration structure.
--------	--

20.7.4 void SDMA ResetModule (SDMAARM Type * base)

If only reset ARM core, SDMA register cannot return to reset value, shall call this function to reset all SDMA register to reset value. But the internal status cannot be reset.

Parameters

base	SDMA peripheral base address.

20.7.5 static void SDMA EnableChannelErrorInterrupts (SDMAARM Type * base, uint32 t channel) [inline], [static]

Enable this will trigger an interrupt while SDMA occurs error while executing scripts.

Parameters

base	SDMA peripheral base address.
channel	SDMA channel number.

20.7.6 static void SDMA DisableChannelErrorInterrupts (SDMAARM Type * base, uint32 t channel) [inline], [static]

base	SDMA peripheral base address.
channel	SDMA channel number.

20.7.7 void SDMA ConfigBufferDescriptor (sdma_buffer_descriptor_t * bd, uint32 t srcAddr, uint32 t destAddr, sdma transfer size t busWidth, size t bufferSize, bool isLast, bool enableInterrupt, bool isWrap, sdma_transfer_type_t type)

This function sets the descriptor contents such as source, dest address and status bits.

Parameters

bd	Pointer to the buffer descriptor structure.
srcAddr	Source address for the buffer descriptor.
destAddr	Destination address for the buffer descriptor.
busWidth	The transfer width, it only can be a member of sdma_transfer_size_t.
bufferSize	Buffer size for this descriptor, this number shall less than 0xFFFF. If need to transfer a big size, shall divide into several buffer descriptors.
isLast	Is the buffer descriptor the last one for the channel to transfer. If only one descriptor used for the channel, this bit shall set to TRUE.
enableInterrupt	If trigger an interrupt while this buffer descriptor transfer finished.
isWrap	Is the buffer descriptor need to be wrapped. While this bit set to true, it will automatically wrap to the first buffer descriptor to do transfer.
type	Transfer type, memory to memory, peripheral to memory or memory to peripheral.

20.7.8 static void SDMA_SetChannelPriority (SDMAARM_Type * base, uint32_t channel, uint8_t priority) [inline], [static]

This function sets the channel priority. The default value is 0 for all channels, priority 0 will prevents channel from starting, so the priority must be set before start a channel.

Parameters

Function Documentation

base	SDMA peripheral base address.
channel	SDMA channel number.
priority	SDMA channel priority.

20.7.9 static void SDMA SetSourceChannel (SDMAARM Type * base, uint32 t source, uint32 t channelMask) [inline], [static]

This function sets which channel will be triggered by the dma request source.

Parameters

base	SDMA peripheral base address.
source	SDMA dma request source number.
channelMask	SDMA channel mask. 1 means channel 0, 2 means channel 1, 4 means channel 3. SDMA supports an event trigger multi-channel. A channel can also be triggered by several source events.

20.7.10 static void SDMA_StartChannelSoftware (SDMAARM_Type * base, uint32 t channel) [inline], [static]

This function start a channel.

Parameters

base	SDMA peripheral base address.
channel	SDMA channel number.

static void SDMA_StartChannelEvents (SDMAARM_Type * base, uint32_t 20.7.11 channel) [inline], [static]

This function start a channel.

Parameters

base	SDMA peripheral base address.
channel	SDMA channel number.

20.7.12 static void SDMA_StopChannel (SDMAARM_Type * base, uint32_t channel) [inline], [static]

This function stops a channel.

base	SDMA peripheral base address.
channel	SDMA channel number.

20.7.13 void SDMA_SetContextSwitchMode (SDMAARM_Type * base, sdma_context_switch_mode_t mode)

Parameters

base	SDMA peripheral base address.
mode	SDMA context switch mode.

20.7.14 static uint32 t SDMA GetChannelInterruptStatus (SDMAARM Type * base) [inline], [static]

Parameters

base	SDMA peripheral base address.
------	-------------------------------

Returns

The interrupt status for all channels. Check the relevant bits for specific channel.

20.7.15 static void SDMA_ClearChannelInterruptStatus (SDMAARM_Type * base, uint32 t mask) [inline], [static]

Parameters

base	SDMA peripheral base address.
mask	The interrupt status need to be cleared.

20.7.16 static uint32 t SDMA GetChannelStopStatus (SDMAARM Type * base) [inline], [static]

base	SDMA peripheral base address.
------	-------------------------------

Returns

The stop status for all channels. Check the relevant bits for specific channel.

20.7.17 static void SDMA_ClearChannelStopStatus (SDMAARM_Type * base, uint32 t mask) [inline], [static]

Parameters

base	SDMA peripheral base address.
mask	The stop status need to be cleared.

20.7.18 static uint32_t SDMA_GetChannelPendStatus (SDMAARM_Type * base) [inline], [static]

Parameters

base	SDMA peripheral base address.
------	-------------------------------

Returns

The pending status for all channels. Check the relevant bits for specific channel.

20.7.19 static void SDMA_ClearChannelPendStatus (SDMAARM_Type * base, uint32 t mask) [inline], [static]

Parameters

base	SDMA peripheral base address.

mask The pending status need to b

20.7.20 static uint32 t SDMA GetErrorStatus (SDMAARM Type * base) [inline], [static]

SDMA channel error flag is asserted while an incoming DMA request was detected and it triggers a channel that is already pending or being serviced. This probably means there is an overflow of data for that channel.

Parameters

base	SDMA peripheral base address.
------	-------------------------------

Returns

The error status for all channels. Check the relevant bits for specific channel.

20.7.21 bool SDMA GetRequestSourceStatus (SDMAARM Type * base, uint32 t source)

Parameters

base	SDMA peripheral base address.
source	DMA request source number.

Returns

True means the request source is pending, otherwise not pending.

20.7.22 void SDMA CreateHandle (sdma_handle_t * handle, SDMAARM Type * base, uint32 t channel, sdma_context_data_t * context)

This function is called if using the transactional API for SDMA. This function initializes the internal state of the SDMA handle.

handle	SDMA handle pointer. The SDMA handle stores callback function and parameters.
base	SDMA peripheral base address.
channel	SDMA channel number.
context	Context structure for the channel to download into SDMA. Users shall make sure the context located in a non-cacheable memory, or it will cause SDMA run fail. Users shall not touch the context contents, it only be filled by SDMA driver in SDMA_SubmitTransfer function.

20.7.23 void SDMA InstallBDMemory (sdma_handle_t * handle, sdma_buffer_descriptor_t * BDPool, uint32 t BDCount)

This function is called after the SDMA_CreateHandle to use multi-buffer feature.

Parameters

handle	SDMA handle pointer.
BDPool	A memory pool to store BDs. It must be located in non-cacheable address.
BDCount	The number of BD slots.

20.7.24 void SDMA SetCallback (sdma_handle_t * handle, sdma_callback callback, void * userData)

This callback is called in the SDMA IRQ handler. Use the callback to do something after the current major loop transfer completes.

Parameters

handle	SDMA handle pointer.
callback	SDMA callback function pointer.
userData	A parameter for the callback function.

20.7.25 void SDMA_SetMultiFifoConfig (sdma_transfer_config_t * config, uint32_t fifoNums, uint32 t fifoOffset)

This api is used to support multi fifo for SDMA, if user want to get multi fifo data, then this api shoule be called before submit transfer.

config	transfer configurations.
fifoNums	fifo numbers that multi fifo operation perform, support up to 15 fifo numbers.
fifoOffset	fifoOffset = fifo address offset / sizeof(uint32_t) - 1.

20.7.26 void SDMA EnableSwDone (SDMAARM Type * base, sdma_transfer_config_t * config, uint8_t sel, sdma_peripheral_t type)

Deprecated Do not use this function. It has been superceded by SDMA_SetDoneConfig.

Parameters

base	SDMA base.
config	transfer configurations.
sel	sw done selector.
type	peripheral type is used to determine the corresponding peripheral sw done selector bit.

20.7.27 void SDMA SetDoneConfig (SDMAARM Type * base, sdma_transfer-_config_t * config, sdma_peripheral_t type, sdma_done_src_t doneSrc

Parameters

base	SDMA base.
config	transfer configurations.
type	peripheral type.
doneSrc	reference sdma_done_src_t.

20.7.28 void SDMA LoadScript (SDMAARM Type * base, uint32 t destAddr, void * srcAddr, size t bufferSizeBytes)

base	SDMA base.
destAddr	dest script address, should be SDMA program memory address.
srcAddr	source address of target script.
bufferSizeBytes	bytes size of script.

20.7.29 void SDMA_DumpScript (SDMAARM_Type * base, uint32_t srcAddr, void * destAddr, size t bufferSizeBytes)

Parameters

base	SDMA base.
srcAddr	should be SDMA program memory address.
destAddr	address to store scripts.
bufferSizeBytes	bytes size of script.

20.7.30 static const char* SDMA GetRamScriptVersion (SDMAARM Type * base) [inline], [static]

Parameters

base	SDMA base.

Returns

The script version of RAM.

20.7.31 void SDMA PrepareTransfer (sdma_transfer_config_t * config, uint32 t srcAddr, uint32 t destAddr, uint32 t srcWidth, uint32 t destWidth, uint32 t bytesEachRequest, uint32 t transferSize, uint32 t eventSource, sdma peripheral t peripheral, sdma transfer type t type)

This function prepares the transfer configuration structure according to the user input.

config	The user configuration structure of type sdma_transfer_t.
srcAddr	SDMA transfer source address.
destAddr	SDMA transfer destination address.
srcWidth	SDMA transfer source address width(bytes).
destWidth	SDMA transfer destination address width(bytes).
bytesEach-	SDMA transfer bytes per channel request.
Request	
transferSize	SDMA transfer bytes to be transferred.
eventSource	Event source number for the transfer, if use software trigger, just write 0.
peripheral	Peripheral type, used to decide if need to use some special scripts.
type	SDMA transfer type. Used to decide the correct SDMA script address in SDMA
	ROM.

Note

The data address and the data width must be consistent. For example, if the SRC is 4 bytes, the source address must be 4 bytes aligned, or it results in source address error.

20.7.32 void SDMA PrepareP2PTransfer (sdma_transfer_config_t * config, uint32_t srcAddr, uint32_t destAddr, uint32_t srcWidth, uint32_t destWidth, uint32 t bytesEachRequest, uint32 t transferSize, uint32 t eventSource, uint32 t eventSource1, sdma_peripheral_t peripheral, $sdma_p2p_config_t * p2p$)

This function prepares the transfer configuration structure according to the user input.

Parameters

config	The user configuration structure of type sdma_transfer_t.
srcAddr	SDMA transfer source address.
destAddr	SDMA transfer destination address.

Function Documentation

srcWidth	SDMA transfer source address width(bytes).
destWidth	SDMA transfer destination address width(bytes).
bytesEach-	SDMA transfer bytes per channel request.
Request	
transferSize	SDMA transfer bytes to be transferred.
eventSource	Event source number for the transfer.
eventSource1	Event source1 number for the transfer.
peripheral	Peripheral type, used to decide if need to use some special scripts.
p2p	sdma p2p configuration pointer.

Note

The data address and the data width must be consistent. For example, if the SRC is 4 bytes, the source address must be 4 bytes aligned, or it results in source address error.

20.7.33 void SDMA_SubmitTransfer (sdma_handle_t * handle, const sdma_transfer_config_t * config_)

This function submits the SDMA transfer request according to the transfer configuration structure.

Parameters

handle	SDMA handle pointer.
config	Pointer to SDMA transfer configuration structure.

20.7.34 void SDMA_StartTransfer ($sdma_handle_t*handle$)

This function enables the channel request. Users can call this function after submitting the transfer request or before submitting the transfer request.

Parameters

handle	SDMA handle pointer.

20.7.35 void SDMA_StopTransfer (sdma_handle_t * handle)

This function disables the channel request to pause the transfer. Users can call SDMA_StartTransfer() again to resume the transfer.

handle	SDMA handle pointer.
--------	----------------------

20.7.36 void SDMA AbortTransfer (sdma_handle_t * handle)

This function disables the channel request and clear transfer status bits. Users can submit another transfer after calling this API.

Parameters

handle	DMA handle pointer.
--------	---------------------

uint32 t SDMA GetTransferredBytes (sdma_handle_t * handle) 20.7.37

This function returns the buffer descriptor count value if not using buffer descriptor. While do a simple transfer, which only uses one descriptor, the SDMA driver inside handle the buffer descriptor. In uart receive case, it can tell users how many data already received, also it can tells users how many data transfferd while error occurred. Notice, the count would not change while transfer is on-going using default SDMA script.

Parameters

handle	DMA handle pointer.

Returns

Transferred bytes.

20.7.38 void SDMA HandleIRQ (sdma_handle_t * handle)

This function clears the interrupt flags and also handle the CCB for the channel.

Parameters

handle	SDMA handle pointer.
	_

Chapter 21

SEMA4: Hardware Semaphores Driver

21.1 **Overview**

The MCUXpresso SDK provides a driver for the SEMA4 module of MCUXpresso SDK devices.

Macros

• #define SEMA4_GATE_NUM_RESET_ALL (64U)

The number to reset all SEMA4 gates.

• #define SEMA4_GATEn(base, n) (((volatile uint8_t *)(&((base)->Gate00)))[(n)]) SEMA4 gate n register address.

Functions

• void SEMA4 Init (SEMA4 Type *base)

Initializes the SEMA4 module.

• void SEMA4_Deinit (SEMA4_Type *base)

De-initializes the SEMA4 module.

• status_t SEMA4_TryLock (SEMA4_Type *base, uint8_t gateNum, uint8_t procNum)

Tries to lock the SEMA4 gate.

• void SEMA4_Lock (SEMA4_Type *base, uint8_t gateNum, uint8_t procNum)

Locks the SEMA4 gate.

• static void SEMA4_Unlock (SEMA4_Type *base, uint8_t gateNum)

Unlocks the SEMA4 gate.

static int32_t SEMA4_GetLockProc (SEMA4_Type *base, uint8_t gateNum)

Gets the status of the SEMA4 gate.

• status_t SEMA4_ResetGate (SEMA4_Type *base, uint8_t gateNum)

Resets the SEMA4 gate to an unlocked status.

• static status_t SEMA4_ResetAllGates (SEMA4_Type *base)

Resets all SEMA4 gates to an unlocked status.

• static void SEMA4_EnableGateNotifyInterrupt (SEMA4_Type *base, uint8_t procNum, uint32_t

Enable the gate notification interrupt.

• static void SEMA4_DisableGateNotifyInterrupt (SEMA4_Type *base, uint8_t procNum, uint32_t

Disable the gate notification interrupt.

• static uint32_t SEMA4_GetGateNotifyStatus (SEMA4_Type *base, uint8_t procNum)

Get the gate notification flags.

status_t SEMA4_ResetGateNotify (SEMA4_Type *base, uint8_t gateNum)

Resets the SEMA4 gate IRQ notification.

• static status_t SEMA4_ResetAllGateNotify (SEMA4_Type *base)

Resets all SEMA4 gates IRQ notification.

Driver version

• #define FSL_SEMA4_DRIVER_VERSION (MAKE_VERSION(2, 0, 3)) SEMA4 driver version.

21.2 **Macro Definition Documentation**

21.2.1 #define SEMA4 GATE NUM RESET ALL (64U)

21.3 **Function Documentation**

21.3.1 void SEMA4 Init (SEMA4 Type * base)

This function initializes the SEMA4 module. It only enables the clock but does not reset the gates because the module might be used by other processors at the same time. To reset the gates, call either SEMA4_-ResetGate or SEMA4_ResetAllGates function.

Parameters

base	SEMA4 peripheral base address.
------	--------------------------------

21.3.2 void SEMA4 Deinit (SEMA4 Type * base)

This function de-initializes the SEMA4 module. It only disables the clock.

Parameters

base	SEMA4 peripheral base address.
0 615 6	SELVET POTPHOTOLOGIS

21.3.3 status_t SEMA4 TryLock (SEMA4 Type * base, uint8 t gateNum, uint8 t procNum)

This function tries to lock the specific SEMA4 gate. If the gate has been locked by another processor, this function returns an error code.

Parameters

base	SEMA4 peripheral base address.
------	--------------------------------

Function Documentation

gateNum	Gate number to lock.
procNum	Current processor number.

Return values

kStatus_Success	Lock the sema4 gate successfully.
kStatus_Fail	Sema4 gate has been locked by another processor.

21.3.4 void SEMA4 Lock (SEMA4 Type * base, uint8 t gateNum, uint8 t procNum)

This function locks the specific SEMA4 gate. If the gate has been locked by other processors, this function waits until it is unlocked and then lock it.

Parameters

base	SEMA4 peripheral base address.
gateNum	Gate number to lock.
procNum	Current processor number.

21.3.5 static void SEMA4_Unlock (SEMA4_Type * base, uint8_t gateNum) [inline], [static]

This function unlocks the specific SEMA4 gate. It only writes unlock value to the SEMA4 gate register. However, it does not check whether the SEMA4 gate is locked by the current processor or not. As a result, if the SEMA4 gate is not locked by the current processor, this function has no effect.

Parameters

base	SEMA4 peripheral base address.
gateNum	Gate number to unlock.

21.3.6 static int32 t SEMA4 GetLockProc (SEMA4 Type * base, uint8 t gateNum) [inline], [static]

This function checks the lock status of a specific SEMA4 gate.

base	SEMA4 peripheral base address.	
gateNum	Gate number.	

Returns

Return -1 if the gate is unlocked, otherwise return the processor number which has locked the gate.

21.3.7 status_t SEMA4 ResetGate (SEMA4 Type * base, uint8 t gateNum)

This function resets a SEMA4 gate to an unlocked status.

Parameters

base	SEMA4 peripheral base address.	
gateNum	Gate number.	

Return values

kStatus_Success	SEMA4 gate is reset successfully.
kStatus_Fail	Some other reset process is ongoing.

21.3.8 static status_t SEMA4_ResetAllGates (SEMA4_Type * base) [inline], [static]

This function resets all SEMA4 gate to an unlocked status.

Parameters

base	SEMA4 peripheral base address.
------	--------------------------------

Return values

kStatus_Success	SEMA4 is reset successfully.
-----------------	------------------------------

kStatus_Fair	Some other reset process is ongoing.
--------------	--------------------------------------

21.3.9 static void SEMA4 EnableGateNotifyInterrupt (SEMA4 Type * base, uint8 t procNum, uint32 t mask) [inline], [static]

Gate notification provides such feature, when core tried to lock the gate and failed, it could get notification when the gate is idle.

Parameters

base	SEMA4 peripheral base address.	
procNum	Current processor number.	
mask	OR'ed value of the gate index, for example: $(1 << 0) \mid (1 << 1)$ means gate 0 and gate	
	1.	

21.3.10 static void SEMA4 DisableGateNotifyInterrupt (SEMA4 Type * base, uint8 t procNum, uint32 t mask) [inline], [static]

Gate notification provides such feature, when core tried to lock the gate and failed, it could get notification when the gate is idle.

Parameters

base	SEMA4 peripheral base address.	
procNum	Current processor number.	
mask	OR'ed value of the gate index, for example: $(1 << 0) \mid (1 << 1)$ means gate 0 and gate 1.	

21.3.11 static uint32_t SEMA4_GetGateNotifyStatus (SEMA4_Type * base, uint8_t procNum) [inline], [static]

Gate notification provides such feature, when core tried to lock the gate and failed, it could get notification when the gate is idle. The status flags are cleared automatically when the gate is locked by current core or locked again before the other core.

base	SEMA4 peripheral base address.
procNum	Current processor number.

Returns

OR'ed value of the gate index, for example: $(1 << 0) \mid (1 << 1)$ means gate 0 and gate 1 flags are pending.

21.3.12 status_t SEMA4_ResetGateNotify (SEMA4_Type * base, uint8_t gateNum

This function resets a SEMA4 gate IRQ notification.

Parameters

base	SEMA4 peripheral base address.
gateNum	Gate number.

Return values

kStatus_Success	Reset successfully.
kStatus_Fail	Some other reset process is ongoing.

21.3.13 static status_t SEMA4 ResetAllGateNotify (SEMA4 Type * base) [inline], [static]

This function resets all SEMA4 gate IRQ notifications.

Parameters

base	SEMA4 peripheral base address.
------	--------------------------------

Return values

Function Documentation

kStatus_Success	Reset successfully.
kStatus_Fail	Some other reset process is ongoing.

Chapter 22

TMU: Thermal Management Unit Driver

22.1 Overview

The MCUXpresso SDK provides a peripheral driver for the thermal management unit (TMU) module of MCUXpresso SDK devices.

22.2 Typical use case

22.2.1 Monitor and report Configuration

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/tmu

Data Structures

```
    struct tmu_thresold_config_t
        configuration for TMU thresold. More...
    struct tmu_interrupt_status_t
        TMU interrupt status. More...
    struct tmu_config_t
        Configuration for TMU module. More...
```

Macros

• #define FSL_TMU_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))

TMU driver version.

Enumerations

```
Average low pass filter setting.
enum tmu_amplifier_gain_t {
 kTMU_AmplifierGain6_34 = 0U,
 kTMU_AmplifierGain6_485 = 1U,
 kTMU AmplifierGain6 63 = 2U,
 kTMU_AmplifierGain6_775 = 3U,
 kTMU_AmplifierGain6_92 = 4U,
 kTMU_AmplifierGain7_065 = 5U,
 kTMU_AmplifierGain7_21 = 6U,
 kTMU_AmplifierGain7_355 = 7U,
 kTMU_AmplifierGain7_5 = 8U,
 kTMU_AmplifierGain7_645 = 9U,
 kTMU_AmplifierGain7_79 = 10U,
 kTMU_AmplifierGain7_935 = 11U,
 kTMU_AmplifierGain8_08 = 12U,
 kTMU AmplifierGain8 225 = 13U,
 kTMU_AmplifierGain8_37 = 14U,
 kTMU_AmplifierGain8_515 = 15U }
    Amplifier gain setting.
• enum tmu_amplifier_reference_voltage_t {
```

```
kTMU AmplifierReferenceVoltage510 = 0U.
kTMU_AmplifierReferenceVoltage517_5 = 1U,
kTMU AmplifierReferenceVoltage525 = 2U,
kTMU_AmplifierReferenceVoltage532_5 = 3U,
kTMU AmplifierReferenceVoltage540 = 4U,
kTMU AmplifierReferenceVoltage547 5 = 5U,
kTMU_AmplifierReferenceVoltage555 = 6U,
kTMU_AmplifierReferenceVoltage562_5 = 7U,
kTMU AmplifierReferenceVoltage570 = 8U,
kTMU_AmplifierReferenceVoltage577_5 = 9U,
kTMU_AmplifierReferenceVoltage585 = 10U,
kTMU AmplifierReferenceVoltage592 5 = 11U,
kTMU_AmplifierReferenceVoltage600 = 12U,
kTMU AmplifierReferenceVoltage607 5 = 13U,
kTMU_AmplifierReferenceVoltage615 = 14U,
kTMU AmplifierReferenceVoltage622 5 = 15U,
kTMU AmplifierReferenceVoltage630 = 16U,
kTMU_AmplifierReferenceVoltage637_5 = 17U,
kTMU_AmplifierReferenceVoltage645 = 18U,
kTMU AmplifierReferenceVoltage652 5 = 19U,
kTMU_AmplifierReferenceVoltage660 = 20U,
kTMU AmplifierReferenceVoltage667 5 = 21U,
kTMU_AmplifierReferenceVoltage675 = 22U,
kTMU AmplifierReferenceVoltage682 5 = 23U,
kTMU AmplifierReferenceVoltage690 = 24U,
kTMU_AmplifierReferenceVoltage697_5 = 25U,
kTMU_AmplifierReferenceVoltage705 = 26U,
kTMU AmplifierReferenceVoltage712 5 = 27U,
kTMU AmplifierReferenceVoltage720 = 28U,
kTMU AmplifierReferenceVoltage727 5 = 29U,
kTMU_AmplifierReferenceVoltage735 = 30U,
kTMU AmplifierReferenceVoltage742 5 = 31U }
  Amplifier reference voltage setting.
```

Functions

- void TMU_Init (TMU_Type *base, const tmu_config_t *config)

 Enable the access to TMU registers and Initialize TMU module.
- void TMU_Deinit (TMU_Type *base)

De-initialize TMU module and Disable the access to DCDC registers.

- void TMU_GetDefaultConfig (tmu_config_t *config)
 - Gets the default configuration for TMU.
- static void TMU_Enable (TMU_Type *base, bool enable)
 - Enable/Disable monitoring the temperature sensor.
- static void TMU_EnableInterrupts (TMU_Type *base, uint32_t mask)

 Enable the TMU interrupts.
- static void TMU_DisableInterrupts (TMU_Type *base, uint32_t mask)

Disable the TMU interrupts.

- void TMU_GetInterruptStatusFlags (TMU_Type *base, tmu_interrupt_status_t *status) Get interrupt status flags.
- void TMU_ClearInterruptStatusFlags (TMU_Type *base, uint32_t mask)

Clear interrupt status flags.

- status_t TMU_GetImmediateTemperature (TMU_Type *base, uint32_t *temperature)

 Get the last immediate temperature at site.
- status_t TMU_GetAverageTemperature (TMU_Type *base, uint32_t *temperature)

 Get the last average temperature at site.
- void TMU_SetHighTemperatureThresold (TMU_Type *base, const tmu_thresold_config_t *config) Configure the high temperature thresold value and enable/disable relevant thresold.

22.3 Data Structure Documentation

22.3.1 struct tmu_thresold_config_t

Data Fields

• bool immediateThresoldEnable

Enable high temperature immediate threshold.

bool AverageThresoldEnable

Enable high temperature average threshold.

• bool AverageCriticalThresoldEnable

Enable high temperature average critical threshold.

uint8_t immediateThresoldValue

Range:10U-125U.

• uint8_t averageThresoldValue

Range: 10U-125U.

• uint8_t averageCriticalThresoldValue

Range:10U-125U.

Field Documentation

- (1) bool tmu_thresold_config_t::immediateThresoldEnable
- (2) bool tmu_thresold_config_t::AverageThresoldEnable
- (3) bool tmu_thresold_config_t::AverageCriticalThresoldEnable
- (4) uint8_t tmu_thresold_config_t::immediateThresoldValue

Valid when corresponding threshold is enabled. High temperature immediate threshold value. Determines the current upper temperature threshold, for any enabled monitored site.

(5) uint8 t tmu thresold config t::averageThresoldValue

Valid when corresponding threshold is enabled. High temperature average threshold value. Determines the average upper temperature threshold, for any enabled monitored site.

(6) uint8_t tmu_thresold_config_t::averageCriticalThresoldValue

Valid when corresponding threshold is enabled. High temperature average critical threshold value. Determines the average upper critical temperature threshold, for any enabled monitored site.

22.3.2 struct tmu interrupt status t

Data Fields

• uint32_t interruptDetectMask

The mask of interrupt status flags.

Field Documentation

(1) uint32_t tmu_interrupt_status_t::interruptDetectMask

Refer to "_tmu_interrupt_status_flags" enumeration.

22.3.3 struct tmu_config_t

Data Fields

• tmu_average_low_pass_filter_t averageLPF

The average temperature is calculated as: ALPF x Current_Temp + (1 - ALPF) x Average_Temp.

Field Documentation

(1) tmu_average_low_pass_filter_t tmu_config_t::averageLPF

For proper operation, this field should only change when monitoring is disabled.

22.4 Macro Definition Documentation

22.4.1 #define FSL_TMU_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))

Version 2.1.1.

22.5 Enumeration Type Documentation

22.5.1 enum _tmu_interrupt_enable

Enumerator

kTMU_ImmediateTemperatureInterruptEnable Immediate temperature threshold exceeded interrupt enable.

Enumeration Type Documentation

- **kTMU_AverageTemperatureInterruptEnable** Average temperature threshold exceeded interrupt enable.
- **kTMU_AverageTemperatureCriticalInterruptEnable** Average temperature critical threshold exceeded interrupt enable. >

22.5.2 enum _tmu_interrupt_status_flags

Enumerator

kTMU_ImmediateTemperatureStatusFlags Immediate temperature threshold exceeded(ITTE).

kTMU_AverageTemperatureStatusFlags Average temperature threshold exceeded(ATTE).

kTMU_AverageTemperatureCriticalStatusFlags Average temperature critical threshold exceeded. (ATCTE)

22.5.3 enum tmu_average_low_pass_filter_t

Enumerator

kTMU_AverageLowPassFilter1_0 Average low pass filter = 1.

kTMU_AverageLowPassFilter0_5 Average low pass filter = 0.5.

kTMU_AverageLowPassFilter0_25 Average low pass filter = 0.25.

kTMU_AverageLowPassFilter0_125 Average low pass filter = 0.125.

22.5.4 enum tmu_amplifier_gain_t

Enumerator

kTMU_AmplifierGain6_34 TMU amplifier gain voltage 6.34mV.

kTMU_AmplifierGain6_485 TMU amplifier gain voltage 6.485mV.

kTMU AmplifierGain6 63 TMU amplifier gain voltage 6.63mV.

kTMU_AmplifierGain6_775 TMU amplifier gain voltage 6.775mV.

kTMU_AmplifierGain6_92 TMU amplifier gain voltage 6.92mV.

kTMU AmplifierGain 7 065 TMU amplifier gain voltage 7.065mV.

kTMU_AmplifierGain7_21 TMU amplifier gain voltage 7.21mV.

kTMU_AmplifierGain7_355 TMU amplifier gain voltage 7.355mV.

kTMU_AmplifierGain7_5 TMU amplifier gain voltage 7.5mV.

kTMU_AmplifierGain7_645 TMU amplifier gain voltage 7.645mV.

kTMU AmplifierGain 779 TMU amplifier gain voltage 7.79mV.

kTMU_AmplifierGain7_935 TMU amplifier gain voltage 7.935mV.

kTMU_AmplifierGain8_08 TMU amplifier gain voltage 8.08mV(default).

kTMU AmplifierGain8 225 TMU amplifier gain voltage 8.225mV.

kTMU_AmplifierGain8_37 TMU amplifier gain voltage 8.37mV. kTMU_AmplifierGain8_515 TMU amplifier gain voltage 8.515mV.

22.5.5 enum tmu_amplifier_reference_voltage_t

Enumerator

```
kTMU_AmplifierReferenceVoltage510 TMU amplifier reference voltage 510mV.
kTMU_AmplifierReferenceVoltage517_5 TMU amplifier reference voltage 517.5mV.
kTMU_AmplifierReferenceVoltage525 TMU amplifier reference voltage 525mV.
kTMU_AmplifierReferenceVoltage532_5 TMU amplifier reference voltage 532.5mV.
kTMU AmplifierReferenceVoltage540 TMU amplifier reference voltage 540mV.
kTMU_AmplifierReferenceVoltage547_5 TMU amplifier reference voltage 547.5mV.
kTMU_AmplifierReferenceVoltage555 TMU amplifier reference voltage 555mV.
kTMU AmplifierReferenceVoltage562 5 TMU amplifier reference voltage 562.5mV.
kTMU AmplifierReferenceVoltage570 TMU amplifier reference voltage 570mV.
kTMU_AmplifierReferenceVoltage577_5 TMU amplifier reference voltage 577.5mV.
kTMU AmplifierReferenceVoltage585 TMU amplifier reference voltage 585mV.
kTMU_AmplifierReferenceVoltage592_5 TMU amplifier reference voltage 592.5mV.
kTMU AmplifierReferenceVoltage600 TMU amplifier reference voltage 600mV.
kTMU_AmplifierReferenceVoltage607_5 TMU amplifier reference voltage 607.5mV.
kTMU_AmplifierReferenceVoltage615 TMU amplifier reference voltage 615mV.
kTMU_AmplifierReferenceVoltage622_5 TMU amplifier reference voltage 622.5mV.
kTMU_AmplifierReferenceVoltage630 TMU amplifier reference voltage 630mV.
kTMU_AmplifierReferenceVoltage637_5 TMU amplifier reference voltage 637.5mV.
kTMU_AmplifierReferenceVoltage645 TMU amplifier reference voltage 645mV.
kTMU AmplifierReferenceVoltage652 5 TMU amplifier reference voltage 652.5mV(default).
kTMU AmplifierReferenceVoltage660 TMU amplifier reference voltage 660mV.
kTMU_AmplifierReferenceVoltage667_5 TMU amplifier reference voltage 667.5mV.
kTMU_AmplifierReferenceVoltage675 TMU amplifier reference voltage 675mV.
kTMU_AmplifierReferenceVoltage682_5 TMU amplifier reference voltage 682.5mV.
kTMU_AmplifierReferenceVoltage690 TMU amplifier reference voltage 690mV.
kTMU_AmplifierReferenceVoltage697_5 TMU amplifier reference voltage 697.5mV.
kTMU_AmplifierReferenceVoltage705 TMU amplifier reference voltage 705mV.
kTMU AmplifierReferenceVoltage712 5 TMU amplifier reference voltage 712.5mV.
kTMU_AmplifierReferenceVoltage720 TMU amplifier reference voltage 720mV.
kTMU_AmplifierReferenceVoltage727_5 TMU amplifier reference voltage 727.5mV.
kTMU AmplifierReferenceVoltage735 TMU amplifier reference voltage 735mV.
kTMU AmplifierReferenceVoltage742 5 TMU amplifier reference voltage 742.5mV.
```

22.6 **Function Documentation**

void TMU Init (TMU Type * base, const tmu_config_t * config_) 22.6.1

base	TMU peripheral base address.
config	Pointer to configuration structure. Refer to "tmu_config_t" structure.

22.6.2 void TMU_Deinit (TMU_Type * base)

Parameters

base	TMU peripheral base address.
------	------------------------------

22.6.3 void TMU_GetDefaultConfig (tmu_config_t * config)

This function initializes the user configuration structure to default value. The default value are:

Example:

```
config->averageLPF = kTMU_AverageLowPassFilter0_5;
```

Parameters

config	Pointer to TMU configuration structure.
--------	---

22.6.4 static void TMU_Enable (TMU_Type * base, bool enable) [inline], [static]

Parameters

base	TMU peripheral base address.
enable	Switcher to enable/disable TMU.

22.6.5 static void TMU EnableInterrupts (TMU Type * base, uint32 t mask) [inline], [static]

base	TMU peripheral base address.
mask	The interrupt mask. Refer to "_tmu_interrupt_enable" enumeration.

22.6.6 static void TMU_DisableInterrupts (TMU_Type * base, uint32_t mask) [inline], [static]

Parameters

base	TMU peripheral base address.
mask	The interrupt mask. Refer to "_tmu_interrupt_enable" enumeration.

22.6.7 void TMU_GetInterruptStatusFlags (TMU_Type * base, tmu_interrupt_status_t * status)

Parameters

base	TMU peripheral base address.
	The pointer to interrupt status structure. Record the current interrupt status. Please refer to "tmu_interrupt_status_t" structure.

22.6.8 void TMU ClearInterruptStatusFlags (TMU Type * base, uint32 t mask)

Parameters

base	TMU peripheral base address.	
mask	The mask of interrupt status flags. enumeration.	Refer to "_tmu_interrupt_status_flags"

22.6.9 status_t TMU GetImmediateTemperature (TMU Type * base, uint32 t * temperature)

base	TMU peripheral base address.
temperature	Last immediate temperature reading at site when V=1.

Returns

Execution status.

Return values

kStatus_Success	Temperature reading is valid.
kStatus_Fail	Temperature reading is not valid because temperature out of sensor range or first measurement still pending.

22.6.10 status_t TMU_GetAverageTemperature (TMU_Type * base, uint32_t * temperature)

Parameters

base	TMU peripheral base address.
temperature	Last average temperature reading at site.

Returns

Execution status.

Return values

kStatus_Success	Temperature reading is valid.
_	Temperature reading is not valid because temperature out of sensor range or first measurement still pending.

22.6.11 void TMU_SetHighTemperatureThresold (TMU_Type * base, const tmu_thresold_config_t * config)

Function Documentation

Parameters

base	TMU peripheral base address.
config	Pointer to configuration structure. Refer to "tmu_thresold_config_t" structure.

Chapter 23

WDOG: Watchdog Timer Driver

23.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Watchdog module (WDOG) of MCUXpresso SDK devices.

23.2 Typical use case

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/wdog

Data Structures

- struct wdog_work_mode_t
 Defines WDOG work mode. More...
- struct wdog_config_t

Describes WDOG configuration structure. More...

Enumerations

- enum _wdog_interrupt_enable { kWDOG_InterruptEnable = WDOG_WICR_WIE_MASK } WDOG interrupt configuration structure, default settings all disabled.
- enum _wdog_status_flags {

```
kWDOG_RunningFlag = WDOG_WCR_WDE_MASK,
```

kWDOG_PowerOnResetFlag = WDOG_WRSR_POR_MASK,

kWDOG_TimeoutResetFlag = WDOG_WRSR_TOUT_MASK,

kWDOG SoftwareResetFlag = WDOG WRSR SFTW MASK,

kWDOG_InterruptFlag = WDOG_WICR_WTIS_MASK }

WDOG status flags.

Driver version

• #define FSL_WDOG_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))

Defines WDOG driver version.

Refresh sequence

• #define **WDOG REFRESH KEY** (0xAAAA5555U)

WDOG Initialization and De-initialization.

- void WDOG_GetDefaultConfig (wdog_config_t *config)

 Initializes the WDOG configuration structure.
- void WDOG_Init (WDOG_Type *base, const wdog_config_t *config)

Initializes the WDOG.

• void WDOG_Deinit (WDOG_Type *base)

Shuts down the WDOG.

• static void WDOG_Enable (WDOG_Type *base)

Enables the WDOG module.

• static void WDOG_Disable (WDOG_Type *base)

Disables the WDOG module.

• static void WDOG_TriggerSystemSoftwareReset (WDOG_Type *base)

Trigger the system software reset.

• static void WDOG_TriggerSoftwareSignal (WDOG_Type *base)

Trigger an output assertion.

• static void WDOG_EnableInterrupts (WDOG_Type *base, uint16_t mask)

Enables the WDOG interrupt.

• uint16_t WDOG_GetStatusFlags (WDOG_Type *base)

Gets the WDOG all reset status flags.

• void WDOG_ClearInterruptStatus (WDOG_Type *base, uint16_t mask)

Clears the WDOG flag.

• static void WDOG_SetTimeoutValue (WDOG_Type *base, uint16_t timeoutCount)

Sets the WDOG timeout value.

• static void WDOG_SetInterrputTimeoutValue (WDOG_Type *base, uint16_t timeoutCount)

Sets the WDOG interrupt count timeout value.

static void WDOG_DisablePowerDownEnable (WDOG_Type *base)

Disable the WDOG power down enable bit.

• void WDOG_Refresh (WDOG_Type *base)

Refreshes the WDOG timer.

23.3 Data Structure Documentation

23.3.1 struct wdog work mode t

Data Fields

• bool enableWait

continue or suspend WDOG in wait mode

• bool enableStop

continue or suspend WDOG in stop mode

bool enableDebug

continue or suspend WDOG in debug mode

23.3.2 struct wdog_config_t

Data Fields

bool enableWdog

Enables or disables WDOG.

wdog work mode t workMode

Configures WDOG work mode in debug stop and wait mode.

bool enableInterrupt

Enables or disables WDOG interrupt.

• uint16 t timeoutValue

Timeout value.

• uint16_t interruptTimeValue

Interrupt count timeout value.

bool softwareResetExtension

software reset extension

• bool enablePowerDown

power down enable bit

bool enableTimeOutAssert

Enable WDOG_B timeout assertion.

Field Documentation

(1) bool wdog_config_t::enableTimeOutAssert

23.4 Enumeration Type Documentation

23.4.1 enum _wdog_interrupt_enable

This structure contains the settings for all of the WDOG interrupt configurations.

Enumerator

kWDOG_InterruptEnable WDOG timeout generates an interrupt before reset.

23.4.2 enum wdog status flags

This structure contains the WDOG status flags for use in the WDOG functions.

Enumerator

kWDOG_RunningFlag Running flag, set when WDOG is enabled.

kWDOG_PowerOnResetFlag Power On flag, set when reset is the result of a powerOnReset.

kWDOG_TimeoutResetFlag Timeout flag, set when reset is the result of a timeout.

kWDOG SoftwareResetFlag Software flag, set when reset is the result of a software.

kWDOG InterruptFlag interrupt flag, whether interrupt has occurred or not

23.5 Function Documentation

23.5.1 void WDOG_GetDefaultConfig ($wdog_config_t * config$)

This function initializes the WDOG configuration structure to default values. The default values are as follows.

```
* wdogConfig->enableWdog = true;
```

^{*} wdogConfig->workMode.enableWait = true;

^{*} wdogConfig->workMode.enableStop = false;

```
* wdogConfig->workMode.enableDebug = false;
* wdogConfig->enableInterrupt = false;
* wdogConfig->enablePowerdown = false;
* wdogConfig->resetExtension = flase;
* wdogConfig->timeoutValue = 0xFFU;
* wdogConfig->interruptTimeValue = 0x04u;
*
```

config	Pointer to the WDOG configuration structure.
--------	--

See Also

wdog_config_t

23.5.2 void WDOG_Init (WDOG_Type * base, const wdog_config_t * config)

This function initializes the WDOG. When called, the WDOG runs according to the configuration.

This is an example.

```
* wdog_config_t config;

* WDOG_GetDefaultConfig(&config);

* config.timeoutValue = 0xffU;

* config->interruptTimeValue = 0x04u;

* WDOG_Init(wdog_base,&config);

*
```

Parameters

base	WDOG peripheral base address
config	The configuration of WDOG

23.5.3 void WDOG_Deinit (WDOG_Type * base)

This function shuts down the WDOG. Watchdog Enable bit is a write one once only bit. It is not possible to clear this bit by a software write, once the bit is set. This bit(WDE) can be set/reset only in debug mode(exception).

23.5.4 static void WDOG_Enable (WDOG_Type * base) [inline], [static]

This function writes a value into the WDOG_WCR register to enable the WDOG. This is a write one once only bit. It is not possible to clear this bit by a software write, once the bit is set. only debug mode exception.

base	WDOG peripheral base address
------	------------------------------

static void WDOG Disable (WDOG Type * base) [inline], [static] 23.5.5

This function writes a value into the WDOG_WCR register to disable the WDOG. This is a write one once only bit. It is not possible to clear this bit by a software write, once the bit is set. only debug mode exception

Parameters

base	WDOG peripheral base address
------	------------------------------

23.5.6 static void WDOG TriggerSystemSoftwareReset (WDOG Type * base) [inline], [static]

This function will write to the WCR[SRS] bit to trigger a software system reset. This bit will automatically resets to "1" after it has been asserted to "0". Note: Calling this API will reset the system right now, please using it with more attention.

Parameters

base	WDOG peripheral base address
------	------------------------------

static void WDOG TriggerSoftwareSignal (WDOG Type * base) 23.5.7 [inline], [static]

This function will write to the WCR[WDA] bit to trigger WDOG_B signal assertion. The WDOG_B signal can be routed to external pin of the chip, the output pin will turn to assertion along with WDOG_B signal. Note: The WDOG_B signal will remain assert until a power on reset occurred, so, please take more attention while calling it.

Parameters

base	WDOG peripheral base address
------	------------------------------

static void WDOG_EnableInterrupts (WDOG_Type * base, uint16_t mask) 23.5.8 [inline], [static]

This bit is a write once only bit. Once the software does a write access to this bit, it will get locked and cannot be reprogrammed until the next system reset assertion

base	WDOG peripheral base address
mask	The interrupts to enable The parameter can be combination of the following source if defined. • kWDOG_InterruptEnable

23.5.9 uint16_t WDOG_GetStatusFlags (WDOG_Type * base)

This function gets all reset status flags.

```
* uint16_t status;
* status = WDOG_GetStatusFlags (wdog_base);
```

Parameters

base	WDOG peripheral base address

Returns

State of the status flag: asserted (true) or not-asserted (false).

See Also

_wdog_status_flags

- true: a related status flag has been set.
- false: a related status flag is not set.

void WDOG_ClearInterruptStatus (WDOG_Type * base, uint16_t mask)

This function clears the WDOG status flag.

This is an example for clearing the interrupt flag.

```
WDOG_ClearStatusFlags(wdog_base,KWDOG_InterruptFlag);
```

base	WDOG peripheral base address	
mask	The status flags to clear. The parameter could be any combination of the following values. kWDOG_TimeoutFlag	

23.5.11 static void WDOG SetTimeoutValue (WDOG Type * base, uint16 t timeoutCount) [inline], [static]

This function sets the timeout value. This function writes a value into WCR registers. The time-out value can be written at any point of time but it is loaded to the counter at the time when WDOG is enabled or after the service routine has been performed.

Parameters

base	WDOG peripheral base address	
timeoutCount WDOG timeout value; count of WDOG clock tick.		

23.5.12 static void WDOG SetInterrputTimeoutValue (WDOG Type * base, uint16 t timeoutCount) [inline], [static]

This function sets the interrupt count timeout value. This function writes a value into WIC registers which are wirte-once. This field is write once only. Once the software does a write access to this field, it will get locked and cannot be reprogrammed until the next system reset assertion.

Parameters

base	WDOG peripheral base address	
timeoutCount WDOG timeout value; count of WDOG clock tick.		

23.5.13 static void WDOG DisablePowerDownEnable (WDOG Type * base) [inline], [static]

This function disable the WDOG power down enable(PDE). This function writes a value into WMCR registers which are wirte-once. This field is write once only. Once software sets this bit it cannot be reset until the next system reset.

base	WDOG peripheral base address
------	------------------------------

23.5.14 void WDOG_Refresh (WDOG_Type * base)

This function feeds the WDOG. This function should be called before the WDOG timer is in timeout. Otherwise, a reset is asserted.

Parameters


base	WDOG peripheral base address
------	------------------------------

Chapter 24 Debug Console

24.1 Overview

This chapter describes the programming interface of the debug console driver.

The debug console enables debug log messages to be output via the specified peripheral with frequency of the peripheral source clock and base address at the specified baud rate. Additionally, it provides input and output functions to scan and print formatted data. The below picture shows the laylout of debug console.



Debug console overview

24.2 Function groups

24.2.1 Initialization

To initialize the debug console, call the DbgConsole_Init() function with these parameters. This function automatically enables the module and the clock.

Select the supported debug console hardware device type, such as

```
typedef enum _serial_port_type
{
    kSerialPort_Uart = 1U,
    kSerialPort_UsbCdc,
    kSerialPort_Swo,
} serial_port_type_t;
```

After the initialization is successful, stdout and stdin are connected to the selected peripheral.

This example shows how to call the DbgConsole_Init() given the user configuration structure.

DbgConsole_Init(BOARD_DEBUG_UART_INSTANCE, BOARD_DEBUG_UART_BAUDRATE, BOARD_DEBUG_UART_TYPE, BOARD_DEBUG_UART_CLK_FREQ);

24.2.2 Advanced Feature

The debug console provides input and output functions to scan and print formatted data.

• Support a format specifier for PRINTF following this prototype " %[flags][width][.precision][length]specifier", which is explained below

flags	Description
-	Left-justified within the given field width. Right-justified is the default.
+	Forces to precede the result with a plus or minus sign (+ or -) even for positive numbers. By default, only negative numbers are preceded with a - sign.
(space)	If no sign is written, a blank space is inserted before the value.
#	Used with o, x, or X specifiers the value is preceded with 0, 0x, or 0X respectively for values other than zero. Used with e, E and f, it forces the written output to contain a decimal point even if no digits would follow. By default, if no digits follow, no decimal point is written. Used with g or G the result is the same as with e or E but trailing zeros are not removed.
0	Left-pads the number with zeroes (0) instead of spaces, where padding is specified (see width subspecifier).

Width	Description
(number)	A minimum number of characters to be printed. If the value to be printed is shorter than this number, the result is padded with blank spaces. The value is not truncated even if the result is larger.
*	The width is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

Function groups

.precision	Description
.number	For integer specifiers (d, i, o, u, x, X) precision specifies the minimum number of digits to be written. If the value to be written is shorter than this number, the result is padded with leading zeros. The value is not truncated even if the result is longer. A precision of 0 means that no character is written for the value 0. For e, E, and f specifiers this is the number of digits to be printed after the decimal point. For g and G specifiers This is the maximum number of significant digits to be printed. For s this is the maximum number of characters to be printed. By default, all characters are printed until the ending null character is encountered. For c type it has no effect. When no precision is specified, the default is 1. If the period is specified without an explicit value for precision, 0 is assumed.
.*	The precision is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

length	Description
Do not s	support

specifier	Description
d or i	Signed decimal integer
f	Decimal floating point
F	Decimal floating point capital letters
X	Unsigned hexadecimal integer
X	Unsigned hexadecimal integer capital letters
0	Signed octal
b	Binary value
p	Pointer address
u	Unsigned decimal integer
С	Character
s	String of characters
n	Nothing printed

specifier	Description
-----------	-------------

• Support a format specifier for SCANF following this prototype " %[*][width][length]specifier", which is explained below

Description

An optional starting asterisk indicates that the data is to be read from the stream but ignored. In other words, it is not stored in the corresponding argument.

width	Description
This sp	ecifies the maximum number of characters to be read in the current reading operation.

length	Description
hh	The argument is interpreted as a signed character or unsigned character (only applies to integer specifiers: i, d, o, u, x, and X).
h	The argument is interpreted as a short integer or unsigned short integer (only applies to integer specifiers: i, d, o, u, x, and X).
1	The argument is interpreted as a long integer or unsigned long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
11	The argument is interpreted as a long long integer or unsigned long long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
L	The argument is interpreted as a long double (only applies to floating point specifiers: e, E, f, g, and G).
j or z or t	Not supported

specifier	Qualifying Input	Type of argument
с	Single character: Reads the next character. If a width different from 1 is specified, the function reads width characters and stores them in the successive locations of the array passed as argument. No null character is appended at the end.	char *
i	Integer: : Number optionally preceded with a + or - sign	int *
d	Decimal integer: Number optionally preceded with a + or - sign	int *
a, A, e, E, f, F, g, G	Floating point: Decimal number containing a decimal point, optionally preceded by a + or - sign and optionally followed by the e or E character and a decimal number. Two examples of valid entries are -732.103 and 7.12e4	float *
0	Octal Integer:	int *
S	String of characters. This reads subsequent characters until a white space is found (white space characters are considered to be blank, newline, and tab).	char *
u	Unsigned decimal integer.	unsigned int *

The debug console has its own printf/scanf/putchar/getchar functions which are defined in the header file.

```
int DbgConsole_Printf(const char *fmt_s, ...);
int DbgConsole_Putchar(int ch);
int DbgConsole_Scanf(char *fmt_ptr, ...);
int DbgConsole_Getchar(void);
```

This utility supports selecting toolchain's printf/scanf or the MCUXpresso SDK printf/scanf.

```
#if SDK_DEBUGCONSOLE == DEBUGCONSOLE_DISABLE /* Disable debug console */
#define PRINTF
#define SCANF
#define PUTCHAR
#define GETCHAR
#define GETCHAR
#elif SDK_DEBUGCONSOLE == DEBUGCONSOLE_REDIRECT_TO_SDK /* Select printf, scanf, putchar, getchar of SDK
```

24.2.3 SDK_DEBUGCONSOLE and SDK_DEBUGCONSOLE_UART

There are two macros SDK_DEBUGCONSOLE and SDK_DEBUGCONSOLE_UART added to configure PRINTF and low level output perihperal.

- The macro SDK_DEBUGCONSOLE is used for forntend. Whether debug console redirect to toolchain or SDK or disabled, it decides which is the frontend of the debug console, Tool chain or SDK. The function can be set by the macro SDK_DEBUGCONSOLE.
- The macro SDK_DEBUGCONSOLE_UART is used for backend. It is use to decide whether provide low level IO implementation to toolchain printf and scanf. For example, within MCU-Xpresso, if the macro SDK_DEBUGCONSOLE_UART is defined, __sys_write and __sys_readc will be used when __REDLIB__ is defined; _write and _read will be used in other cases. The macro does not specifically refer to the perihpheral "UART". It refers to the external perihperal similar to UART, like as USB CDC, UART, SWO, etc. So if the macro SDK_DEBUGCONSOLE_UART is not defined when tool-chain printf is calling, the semihosting will be used.

The following the matrix show the effects of SDK_DEBUGCONSOLE and SDK_DEBUGCONSOLE_-UART on PRINTF and printf. The green mark is the default setting of the debug console.

SDK_DEBUGCONSOLE	SDK_DEBUGCONSOLE_UART	PRINTF	printf
DEBUGCONSOLE REDIRECT_TO_SDK	defined	Low level peripheral*	Low level peripheral
DEBUGCONSOLE REDIRECT_TO_SDK	undefined	Low level peripheral*	semihost
DEBUGCONSOLE REDIRECT_TO_TO- OLCHAIN	defined	Low level peripheral*	Low level peripheral
DEBUGCONSOLE REDIRECT_TO_TO- OLCHAIN	undefined	semihost	semihost
DEBUGCONSOLE DISABLE	defined	No ouput	Low level peripheral
DEBUGCONSOLE DISABLE	undefined	No ouput	semihost

SDK_DEBUGCONSOLE	SDK_DEBUGCONSOLE_UART	PRINTF	printf
------------------	-----------------------	--------	--------

* the **low level peripheral** could be USB CDC, UART, or SWO, and so on.

24.3 Typical use case

Some examples use the PUTCHAR & GETCHAR function

```
ch = GETCHAR();
PUTCHAR(ch);
```

Some examples use the PRINTF function

Statement prints the string format.

```
PRINTF("%s %s\r\n", "Hello", "world!");
```

Statement prints the hexadecimal format/

```
PRINTF("0x%02X hexadecimal number equivalents 255", 255);
```

Statement prints the decimal floating point and unsigned decimal.

```
PRINTF("Execution timer: s\n\r0, rTime: %u ticks %2.5f milliseconds\n\rDONE\n\r", "1 day", 86400, 86.4);
```

Some examples use the SCANF function

```
PRINTF("Enter a decimal number: ");
SCANF("%d", &i);
PRINTF("\r\nYou have entered %d.\r\n", i, i);
PRINTF("Enter a hexadecimal number: ");
SCANF("%x", &i);
PRINTF("\r\nYou have entered 0x%X (%d).\r\n", i, i);
```

Print out failure messages using MCUXpresso SDK __assert_func:

```
void __assert_func(const char *file, int line, const char *func, const char *failedExpr)
{
    PRINTF("ASSERT ERROR \" %s \": file \"%s\" Line \"%d\" function name \"%s\" \n", failedExpr, file
    , line, func);
    for (;;)
    {}
}
```

Note:

To use 'printf' and 'scanf' for GNUC Base, add file 'fsl_sbrk.c' in path: ..\{package}\devices\{subset}\utilities\fsl_sbrk.c to your project.

Modules

- SWO
- Semihosting
- debug console configuration

The configuration is used for debug console only.

Macros

• #define DEBUGCONSOLE_REDIRECT_TO_TOOLCHAIN 0U

Definition select redirect toolchain printf, scanf to uart or not.

#define DEBUGCONSOLE_REDIRECT_TO_SDK 1U

Select SDK version printf, scanf.

#define DEBUGCONSOLE_DISABLE 2U

Disable debugconsole function.

#define SDK DEBUGCONSOLE DEBUGCONSOLE REDIRECT TO SDK

Definition to select sdk or toolchain printf, scanf.

#define PRINTF DbgConsole_Printf

Definition to select redirect toolchain printf, scanf to uart or not.

Variables

• serial_handle_t g_serialHandle serial manager handle

Initialization

• status_t DbgConsole_Init (uint8_t instance, uint32_t baudRate, serial_port_type_t device, uint32_t clkSrcFreq)

Initializes the peripheral used for debug messages.

status_t DbgConsole_Deinit (void)

De-initializes the peripheral used for debug messages.

• status_t DbgConsole_EnterLowpower (void)

Prepares to enter low power consumption.

• status t DbgConsole ExitLowpower (void)

Restores from low power consumption.

• int DbgConsole Printf (const char *fmt s,...)

Writes formatted output to the standard output stream.

• int DbgConsole_Vprintf (const char *fmt_s, va_list formatStringArg)

Writes formatted output to the standard output stream.

• int DbgConsole Putchar (int ch)

Writes a character to stdout.

• int DbgConsole Scanf (char *fmt s,...)

Reads formatted data from the standard input stream.

• int DbgConsole_Getchar (void)

Reads a character from standard input.

- int DbgConsole BlockingPrintf (const char *fmt s,...)
 - Writes formatted output to the standard output stream with the blocking mode.
- int DbgConsole_BlockingVprintf (const char *fmt_s, va_list formatStringArg)
 - Writes formatted output to the standard output stream with the blocking mode.
- status t DbgConsole Flush (void)

Debug console flush.

• status_t DbgConsole_TryGetchar (char *ch)

Debug console try to get char This function provides a API which will not block current task, if character is available return it, otherwise return fail.

Macro Definition Documentation 24.4

24.4.1 #define DEBUGCONSOLE REDIRECT TO TOOLCHAIN OU

Select toolchain printf and scanf.

24.4.2 #define DEBUGCONSOLE REDIRECT TO SDK 1U

24.4.3 #define DEBUGCONSOLE DISABLE 2U

24.4.4 #define SDK DEBUGCONSOLE DEBUGCONSOLE_REDIRECT_TO_SDK

The macro only support to be redefined in project setting.

24.4.5 #define PRINTF DbgConsole_Printf

if SDK DEBUGCONSOLE defined to 0, it represents select toolchain printf, scanf. if SDK DEBUGCO-NSOLE defined to 1,it represents select SDK version printf, scanf. if SDK_DEBUGCONSOLE defined to 2, it represents disable debugconsole function.

24.5 **Function Documentation**

24.5.1 status_t DbgConsole Init (uint8 t instance, uint32 t baudRate, serial port type t device, uint32 t clkSrcFreq)

Call this function to enable debug log messages to be output via the specified peripheral initialized by the serial manager module. After this function has returned, stdout and stdin are connected to the selected peripheral.

instance	The instance of the module.If the device is kSerialPort_Uart, the instance is UART peripheral instance. The UART hardware peripheral type is determined by UART adapter. For example, if the instance is 1, if the lpuart_adapter.c is added to the current project, the UART periheral is LPUART1. If the uart_adapter.c is added to the current project, the UART periheral is UART1.
baudRate	The desired baud rate in bits per second.
device	Low level device type for the debug console, can be one of the following. • kSerialPort_Uart, • kSerialPort_UsbCdc
clkSrcFreq	Frequency of peripheral source clock.

Returns

Indicates whether initialization was successful or not.

Return values

kStatus_Success	Execution successfully
-----------------	------------------------

24.5.2 status_t DbgConsole_Deinit (void)

Call this function to disable debug log messages to be output via the specified peripheral initialized by the serial manager module.

Returns

Indicates whether de-initialization was successful or not.

status_t DbgConsole EnterLowpower (void) 24.5.3

This function is used to prepare to enter low power consumption.

Returns

Indicates whether de-initialization was successful or not.

24.5.4 status_t DbgConsole ExitLowpower (void)

This function is used to restore from low power consumption.

Returns

Indicates whether de-initialization was successful or not.

24.5.5 int DbgConsole Printf (const char * fmt_s, ...)

Call this function to write a formatted output to the standard output stream.

Parameters

fmt_s	Format control string.
-------	------------------------

Returns

Returns the number of characters printed or a negative value if an error occurs.

24.5.6 int DbgConsole_Vprintf (const char * fmt_s, va_list formatStringArg)

Call this function to write a formatted output to the standard output stream.

Parameters

fmt_s	Format control string.
formatString-	Format arguments.
Arg	

Returns

Returns the number of characters printed or a negative value if an error occurs.

24.5.7 int DbgConsole Putchar (int ch)

Call this function to write a character to stdout.

chCharacter to be written.

Returns

Returns the character written.

int DbgConsole Scanf (char * fmt s, ...) 24.5.8

Call this function to read formatted data from the standard input stream.

Note

Due the limitation in the BM OSA environment (CPU is blocked in the function, other tasks will not be scheduled), the function cannot be used when the DEBUG CONSOLE TRANSFER NON B-LOCKING is set in the BM OSA environment. And an error is returned when the function called in this case. The suggestion is that polling the non-blocking function DbgConsole_TryGetchar to get the input char.

Parameters

fmt_s	Format control string.
-------	------------------------

Returns

Returns the number of fields successfully converted and assigned.

24.5.9 int DbgConsole_Getchar (void)

Call this function to read a character from standard input.

Note

Due the limitation in the BM OSA environment (CPU is blocked in the function, other tasks will not be scheduled), the function cannot be used when the DEBUG_CONSOLE_TRANSFER_NON_B-LOCKING is set in the BM OSA environment. And an error is returned when the function called in this case. The suggestion is that polling the non-blocking function DbgConsole TryGetchar to get the input char.

Returns

Returns the character read.

24.5.10 int DbgConsole_BlockingPrintf (const char * fmt_s, ...)

Call this function to write a formatted output to the standard output stream with the blocking mode. The function will send data with blocking mode no matter the DEBUG_CONSOLE_TRANSFER_NON_BLOCKING set or not. The function could be used in system ISR mode with DEBUG_CONSOLE_TRANSFER_NON_BLOCKING set.

Parameters

front a	Format control string
tmt s	FORMAL CONUCTINES.
J5	1 01111111 01 0111112.

Returns

Returns the number of characters printed or a negative value if an error occurs.

24.5.11 int DbgConsole_BlockingVprintf (const char * fmt_s, va_list formatStringArg)

Call this function to write a formatted output to the standard output stream with the blocking mode. The function will send data with blocking mode no matter the DEBUG_CONSOLE_TRANSFER_NON_BLOCKING set or not. The function could be used in system ISR mode with DEBUG_CONSOLE_TRANSFER_NON_BLOCKING set.

Parameters

fmt_s	Format control string.
formatString-	Format arguments.
Arg	

Returns

Returns the number of characters printed or a negative value if an error occurs.

24.5.12 status_t DbgConsole_Flush (void)

Call this function to wait the tx buffer empty. If interrupt transfer is using, make sure the global IRQ is enable before call this function This function should be called when 1, before enter power down mode 2, log is required to print to terminal immediately

Returns

Indicates whether wait idle was successful or not.

T7	4	T)	entation
Runc	mon	Docum	entation

24.5.13 status_t DbgConsole_TryGetchar (char * ch)

Function Documentation

Parameters

ch	the address of char to receive
----	--------------------------------

Returns

Indicates get char was successful or not.

24.6 debug console configuration

The configuration is used for debug console only.

24.6.1 Overview

.

Please note, it is not sued for debug console lite.

Macros

• #define DEBUG_CONSOLE_TRANSMIT_BUFFER_LEN (512U)

If Non-blocking mode is needed, please define it at project setting, otherwise blocking mode is the default transfer mode.

• #define DEBUG CONSOLE RECEIVE BUFFER LEN (1024U)

define the receive buffer length which is used to store the user input, buffer is enabled automatically when non-blocking transfer is using, This value will affect the RAM's ultilization, should be set per paltform's capability and software requirement.

• #define DEBUG_CONSOLE_TX_RELIABLE_ENABLE (1U)

Whether enable the reliable TX function If the macro is zero, the reliable TX function of the debug console is disabled.

- #define DEBUG_CONSOLE_RX_ENABLE (1U)
 - Whether enable the RX function If the macro is zero, the receive function of the debug console is disabled.
- #define DEBUG_CONSOLE_PRINTF_MAX_LOG_LEN (128U)

define the MAX log length debug console support, that is when you call printf("log", x);, the log length can not bigger than this value.

- #define DEBUG_CONSOLE_SCANF_MAX_LOG_LEN (20U)
 - define the buffer support buffer scanf log length, that is when you call scanf("log", &x);, the log length can not bigger than this value.
- #define DEBUG CONSOLE SYNCHRONIZATION BM 0

Debug console synchronization User should not change these macro for synchronization mode, but add the corresponding synchronization mechanism per different software environment.

- #define DEBUG_CONSOLE_SYNCHRONIZATION_FREERTOS 1
 - synchronization for freertos software
- #define DEBUG_CONSOLE_SYNCHRONIZATION_MODE DEBUG_CONSOLE_SYNCHRO-NIZATION_BM

RTOS synchronization mechanism disable If not defined, default is enable, to avoid multitask log print mess.

- #define DEBUG_CONSOLE_ENABLE_ECHO_FUNCTION 0
 - echo function support If you want to use the echo function, please define DEBUG_CONSOLE_ENABLE_-ECHO at your project setting.
- #define BOARD_USE_VIRTUALCOM 0U

Definition to select virtual com(USB CDC) as the debug console.

24.6.2 Macro Definition Documentation

24.6.2.1 #define DEBUG_CONSOLE_TRANSMIT_BUFFER_LEN (512U)

Warning: If you want to use non-blocking transfer, please make sure the corresponding IO interrupt is enable, otherwise there is no output. And non-blocking is combine with buffer, no matter bare-metal or rtos. Below shows how to configure in your project if you want to use non-blocking mode. For IAR, right click project and select "Options", define it in "C/C++ Compiler->Preprocessor->Defined symbols". For KEIL, click "Options for Target...", define it in "C/C++->Preprocessor Symbols->Define". For ARM-GCC, open CmakeLists.txt and add the following lines, "SET(CMAKE_C_FLAGS_DEBUG "\${CMAK-E_C_FLAGS_DEBUG} -DDEBUG_CONSOLE_TRANSFER_NON_BLOCKING")" for debug target. "SET(CMAKE_C_FLAGS_RELEASE "\${CMAKE_C_FLAGS_RELEASE} -DDEBUG_CONSOLE_TRANSFER_NON_BLOCKING")" for release target. For MCUxpresso, right click project and select "Properties", define it in "C/C++ Build->Settings->MCU C Complier->Preprocessor".

define the transmit buffer length which is used to store the multi task log, buffer is enabled automatically when non-blocking transfer is using, This value will affect the RAM's ultilization, should be set per paltform's capability and software requirement. If it is configured too small, log maybe missed, because the log will not be buffered if the buffer is full, and the print will return immediately with -1. And this value should be multiple of 4 to meet memory alignment.

24.6.2.2 #define DEBUG_CONSOLE_RECEIVE_BUFFER_LEN (1024U)

If it is configured too small, log maybe missed, because buffer will be overwrited if buffer is too small. And this value should be multiple of 4 to meet memory alignment.

24.6.2.3 #define DEBUG_CONSOLE_TX_RELIABLE_ENABLE (1U)

When the macro is zero, the string of PRINTF will be thrown away after the transmit buffer is full.

24.6.2.4 #define DEBUG CONSOLE PRINTF MAX LOG LEN (128U)

This macro decide the local log buffer length, the buffer locate at stack, the stack maybe overflow if the buffer is too big and current task stack size not big enough.

24.6.2.5 #define DEBUG CONSOLE SCANF MAX LOG LEN (20U)

As same as the DEBUG_CONSOLE_BUFFER_PRINTF_MAX_LOG_LEN.

24.6.2.6 #define DEBUG_CONSOLE_SYNCHRONIZATION_BM 0

Such as, if another RTOS is used, add: #define DEBUG_CONSOLE_SYNCHRONIZATION_XXXX 3 in this configuration file and implement the synchronization in fsl.log.c.

synchronization for baremetal software

24.6.2.7 #define DEBUG_CONSOLE_SYNCHRONIZATION_MODE DEBUG_CONSOLE_S-YNCHRONIZATION_BM

If other RTOS is used, you can implement the RTOS's specific synchronization mechanism in fsl.log.c If synchronization is disabled, log maybe messed on terminal.

24.6.2.8 #define BOARD_USE_VIRTUALCOM 0U

24.7 Semihosting

Semihosting is a mechanism for ARM targets to communicate input/output requests from application code to a host computer running a debugger. This mechanism can be used, for example, to enable functions in the C library, such as printf() and scanf(), to use the screen and keyboard of the host rather than having a screen and keyboard on the target system.

24.7.1 Guide Semihosting for IAR

NOTE: After the setting both "printf" and "scanf" are available for debugging, if you want use PRINTF with semihosting, please make sure the SDK_DEBUGCONSOLE is DEBUGCONSOLE_REDIRECT_-TO_TOOLCHAIN.

Step 1: Setting up the environment

- 1. To set debugger options, choose Project>Options. In the Debugger category, click the Setup tab.
- 2. Select Run to main and click OK. This ensures that the debug session starts by running the main function.
- 3. The project is now ready to be built.

Step 2: Building the project

- 1. Compile and link the project by choosing Project>Make or F7.
- 2. Alternatively, click the Make button on the tool bar. The Make command compiles and links those files that have been modified.

Step 3: Starting semihosting

- 1. Choose "Semihosting IAR" project -> "Options" -> "Debugger" -> "J-Link/J-Trace".
- 2. Choose tab "J-Link/J-Trace" -> "Connection" tab -> "SWD".
- 3. Choose tab "General Options" -> "Library Configurations", select Semihosted, select Via semihosting. Please Make sure the SDK_DEBUGCONSOLE_UART is not defined in project settings.
- 4. Start the project by choosing Project>Download and Debug.
- 5. Choose View>Terminal I/O to display the output from the I/O operations.

24.7.2 Guide Semihosting for Keil μVision

NOTE: Semihosting is not support by MDK-ARM, use the retargeting functionality of MDK-ARM instead.

24.7.3 Guide Semihosting for MCUXpresso IDE

Step 1: Setting up the environment

- 1. To set debugger options, choose Project>Properties. select the setting category.
- 2. Select Tool Settings, unfold MCU C Compile.
- 3. Select Preprocessor item.
- 4. Set SDK_DEBUGCONSOLE=0, if set SDK_DEBUGCONSOLE=1, the log will be redirect to the UART.

Step 2: Building the project

1. Compile and link the project.

Step 3: Starting semihosting

- 1. Download and debug the project.
- 2. When the project runs successfully, the result can be seen in the Console window.

Semihosting can also be selected through the "Quick settings" menu in the left bottom window, Quick settings->SDK Debug Console->Semihost console.

24.7.4 Guide Semihosting for ARMGCC

Step 1: Setting up the environment

- 1. Turn on "J-LINK GDB Server" -> Select suitable "Target device" -> "OK".
- 2. Turn on "PuTTY". Set up as follows.
 - "Host Name (or IP address)": localhost
 - "Port":2333
 - "Connection type" : Telet.
 - Click "Open".
- 3. Increase "Heap/Stack" for GCC to 0x2000:

Add to "CMakeLists.txt"

```
SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE}}--defsym=__stack_size__=0x2000")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -- defsym=__stack_size__=0x2000")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} -- defsym=__heap_size__=0x2000")
```

SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "\${CMAKE_EXE_LINKER_FLAGS_RELEASE}} --defsym=__heap_size__=0x2000")

Step 2: Building the project

1. Change "CMakeLists.txt":

Change "SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "\${CMAKE_EXE_LINKER_FLAGS_RELEASE} -specs=nano.specs")"

to "SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "\${CMAKE_EXE_LINKER_FLAGS_R-ELEASE} -specs=rdimon.specs")"

Replace paragraph

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G -fno-common")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} -ffunction-sections")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} -fdata-sections")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} -ffreestanding")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} -fno-builtin")

SET(CMAKE EXE LINKER FLAGS DEBUG "\${CMAKE EXE LINKER FLAGS DEBU-

G} -mthumb")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} -mapcs")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} --gc-sections")

SET(CMAKE EXE LINKER FLAGS DEBUG "\${CMAKE EXE LINKER FLAGS DEBU-

G} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} -static")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G -z")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} muldefs")

To

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBU-

G} --specs=rdimon.specs ")

Remove

target_link_libraries(semihosting_ARMGCC.elf debug nosys)

2. Run "build_debug.bat" to build project

Step 3: Starting semihosting

1. Download the image and set as follows.

```
cd D:\mcu-sdk-2.0-origin\boards\twrk64f120m\driver_examples\semihosting\armgcc\debug
d:
C:\PROGRA~2\GNUTOO~1\4BD65~1.920\bin\arm-none-eabi-gdb.exe
target remote localhost:2331
monitor reset
monitor semihosting enable
monitor semihosting thumbSWI 0xAB
monitor semihosting IOClient 1
monitor flash device = MK64FN1M0xxx12
load semihosting_ARMGCC.elf
monitor reg pc = (0x000000004)
monitor reg sp = (0x000000000)
continue
```

2. After the setting, press "enter". The PuTTY window now shows the printf() output.

24.8 SWO

Serial wire output is a mechanism for ARM targets to output signal from core through a single pin. Some IDEs also support SWO, such IAR and KEIL, both input and output are supported, see below for details.

24.8.1 Guide SWO for SDK

NOTE: After the setting both "printf" and "PRINTF" are available for debugging, JlinkSWOViewer can be used to capture the output log.

Step 1: Setting up the environment

- 1. Define SERIAL_PORT_TYPE_SWO in your project settings.
- 2. Prepare code, the port and baudrate can be decided by application, clkSrcFreq should be mcu core clock frequency:

```
DbgConsole_Init(instance, baudRate, kSerialPort_Swo, clkSrcFreg);
```

3. Use PRINTF or printf to print some thing in application.

Step 2: Building the project

Step 3: Download and run project

24.8.1.1 Guide SWO for IAR

NOTE: After the setting both "printf" and "scanf" are available for debugging.

Step 1: Setting up the environment

- 1. Choose project -> "Options" -> "Debugger" -> "J-Link/J-Trace".
- 2. Choose tab "J-Link/J-Trace" -> "Connection" tab -> "SWD".
- 3. Choose tab "General Options" -> "Library Configurations", select Semihosted, select Via SWO.
- 4. To configure the hardware's generation of trace data, click the SWO Configuration button available in the SWO Configuration dialog box. The value of the CPU clock option must reflect the frequency of the CPU clock speed at which the application executes. Note also that the settings you make are preserved between debug sessions. To decrease the amount of transmissions on the communication channel, you can disable the Timestamp option. Alternatively, set a lower rate for PC Sampling or use a higher SWO clock frequency.
- 5. Open the SWO Trace window from J-LINK, and click the Activate button to enable trace data collection.
- 6. There are three cases for this SDK_DEBUGCONSOLE_UART whether or not defined. a: if use uppercase PRINTF to output log, The SDK_DEBUGCONSOLE_UART defined or not defined will not effect debug function. b: if use lowercase printf to output log and defined SDK_DEBUGCONSOLE_UART to zero, then debug function ok. c: if use lowercase printf to output log and defined SDK_DEBUGCONSOLE_UART to one, then debug function ok.

NOTE: Case a or c only apply at example which enable swo function, the SDK_DEBUGCONSOLE_U-ART definition in fsl_debug_console.h. For case a and c, Do and not do the above third step will be not affect function.

1. Start the project by choosing Project>Download and Debug.

Step 2: Building the project

Step 3: Starting swo

- 1. Download and debug application.
- 2. Choose View -> Terminal I/O to display the output from the I/O operations.
- 3. Run application.

24.8.2 Guide SWO for Keil µVision

NOTE: After the setting both "printf" and "scanf" are available for debugging.

Step 1: Setting up the environment

There are three cases for this SDK_DEBUGCONSOLE_UART whether or not defined. a: if use
uppercase PRINTF to output log, the SDK_DEBUGCONSOLE_UART definition does not affect the
functionality and skip the second step directly. b: if use lowercase printf to output log and defined
SDK_DEBUGCONSOLE_UART to zero, then start the second step. c: if use lowercase printf to
output log and defined SDK_DEBUGCONSOLE_UART to one, then skip the second step directly.

NOTE: Case a or c only apply at example which enable swo function, the SDK_DEBUGCONSOLE_U-ART definition in fsl_debug_console.h.

- 1. In menu bar, click Management Run-Time Environment icon, select Compiler, unfold I/O, enable STDERR/STDIN/STDOUT and set the variant to ITM.
- 2. Open Project>Options for target or using Alt+F7 or click.
- 3. Select "Debug" tab, select "J-Link/J-Trace Cortex" and click "Setting button".
- 4. Select "Debug" tab and choose Port:SW, then select "Trace" tab, choose "Enable" and click O-K, please make sure the Core clock is set correctly, enable autodetect max SWO clk, enable ITM Stimulus Ports 0.

Step 3: Building the project

1. Compile and link the project by choosing Project>Build Target or using F7.

Step 4: Run the project

- 1. Choose "Debug" on menu bar or Ctrl F5.
- 2. In menu bar, choose "Serial Window" and click to "Debug (printf) Viewer".
- 3. Run line by line to see result in Console Window.

24.8.3 Guide SWO for MCUXpresso IDE

NOTE: MCUX support SWO for LPC-Link2 debug probe only.

24.8.4 Guide SWO for ARMGCC

NOTE: ARMGCC has no library support SWO.

Chapter 25 CODEC Driver

25.1 **Overview**

The MCUXpresso SDK provides a codec abstraction driver interface to access codec register.

Modules

- AK4497 DriverCODEC Common DriverCODEC I2C Driver
- WM8524 Driver

25.2 CODEC Common Driver

25.2.1 Overview

The codec common driver provides a codec control abstraction interface.

Modules

- AK4497 Adapter
- CODEC Adapter
- WM8524 Adapter

Data Structures

```
    struct codec_config_t
        Initialize structure of the codec. More...
    struct codec_capability_t
        codec capability More...
    struct codec_handle_t
        Codec handle definition. More...
```

Macros

• #define CODEC_VOLUME_MAX_VALUE (100U) codec maximum volume range

Enumerations

```
• enum {
 kCODEC_AudioSampleRate8KHz = 8000U,
 kCODEC AudioSampleRate11025Hz = 11025U,
 kCODEC_AudioSampleRate12KHz = 12000U,
 kCODEC AudioSampleRate16KHz = 16000U,
 kCODEC AudioSampleRate22050Hz = 22050U,
 kCODEC_AudioSampleRate24KHz = 24000U,
 kCODEC_AudioSampleRate32KHz = 32000U,
 kCODEC AudioSampleRate44100Hz = 44100U,
 kCODEC_AudioSampleRate48KHz = 48000U,
 kCODEC_AudioSampleRate96KHz = 96000U,
 kCODEC_AudioSampleRate192KHz = 192000U.
 kCODEC AudioSampleRate384KHz = 384000U }
    audio sample rate definition
• enum {
 kCODEC_AudioBitWidth16bit = 16U,
 kCODEC AudioBitWidth20bit = 20U,
 kCODEC AudioBitWidth24bit = 24U,
 kCODEC_AudioBitWidth32bit = 32U }
    audio bit width
• enum codec module t {
 kCODEC_ModuleADC = 0U,
 kCODEC_ModuleDAC = 1U,
 kCODEC ModulePGA = 2U,
 kCODEC_ModuleHeadphone = 3U,
 kCODEC_ModuleSpeaker = 4U,
 kCODEC_ModuleLinein = 5U,
 kCODEC_ModuleLineout = 6U,
 kCODEC ModuleVref = 7U,
 kCODEC_ModuleMicbias = 8U,
 kCODEC_ModuleMic = 9U,
 kCODEC_ModuleI2SIn = 10U,
 kCODEC_ModuleI2SOut = 11U,
 kCODEC ModuleMixer = 12U }
    audio codec module

    enum codec_module_ctrl_cmd_t { kCODEC_ModuleSwitchI2SInInterface = 0U }

    audio codec module control cmd
• enum {
 kCODEC ModuleI2SInInterfacePCM = 0U,
 kCODEC_ModuleI2SInInterfaceDSD = 1U }
    audio codec module digital interface
• enum {
 kCODEC_RecordSourceDifferentialLine = 1U,
 kCODEC RecordSourceLineInput = 2U,
 kCODEC RecordSourceDifferentialMic = 4U,
 kCODEC_RecordSourceDigitalMic = 8U,
```

```
kCODEC RecordSourceSingleEndMic = 16U }
    audio codec module record source value
• enum {
 kCODEC RecordChannelLeft1 = 1U,
 kCODEC_RecordChannelLeft2 = 2U,
 kCODEC RecordChannelLeft3 = 4U,
 kCODEC_RecordChannelRight1 = 1U,
 kCODEC_RecordChannelRight2 = 2U,
 kCODEC RecordChannelRight3 = 4U,
 kCODEC RecordChannelDifferentialPositive1 = 1U,
 kCODEC_RecordChannelDifferentialPositive2 = 2U,
 kCODEC_RecordChannelDifferentialPositive3 = 4U,
 kCODEC RecordChannelDifferentialNegative1 = 8U,
 kCODEC RecordChannelDifferentialNegative2 = 16U,
 kCODEC RecordChannelDifferentialNegative3 = 32U }
    audio codec record channel
• enum {
 kCODEC PlaySourcePGA = 1U,
 kCODEC_PlaySourceInput = 2U,
 kCODEC_PlaySourceDAC = 4U,
 kCODEC PlaySourceMixerIn = 1U,
 kCODEC PlaySourceMixerInLeft = 2U,
 kCODEC_PlaySourceMixerInRight = 4U,
 kCODEC PlaySourceAux = 8U }
    audio codec module play source value
• enum {
 kCODEC PlayChannelHeadphoneLeft = 1U,
 kCODEC_PlayChannelHeadphoneRight = 2U,
 kCODEC_PlayChannelSpeakerLeft = 4U,
 kCODEC PlayChannelSpeakerRight = 8U,
 kCODEC_PlayChannelLineOutLeft = 16U,
 kCODEC_PlayChannelLineOutRight = 32U,
 kCODEC_PlayChannelLeft0 = 1U,
 kCODEC PlayChannelRight0 = 2U,
 kCODEC PlayChannelLeft1 = 4U,
 kCODEC_PlayChannelRight1 = 8U,
 kCODEC PlayChannelLeft2 = 16U,
 kCODEC PlayChannelRight2 = 32U,
 kCODEC_PlayChannelLeft3 = 64U,
 kCODEC_PlayChannelRight3 = 128U }
    codec play channel
• enum {
```

CODEC Common Driver

```
kCODEC_VolumeHeadphoneLeft = 1U,
 kCODEC_VolumeHeadphoneRight = 2U,
 kCODEC_VolumeSpeakerLeft = 4U,
 kCODEC_VolumeSpeakerRight = 8U,
 kCODEC_VolumeLineOutLeft = 16U,
 kCODEC_VolumeLineOutRight = 32U,
 kCODEC_VolumeLeft0 = 1UL << 0U,
 kCODEC_VolumeRight0 = 1UL << 1U,
 kCODEC VolumeLeft1 = 1UL << 2U,
 kCODEC_VolumeRight1 = 1UL << 3U,
 kCODEC_VolumeLeft2 = 1UL << 4U,
 kCODEC_VolumeRight2 = 1UL << 5U,
 kCODEC_VolumeLeft3 = 1UL << 6U,
 kCODEC_VolumeRight3 = 1UL << 7U,
 kCODEC_VolumeDAC = 1UL << 8U }
   codec volume setting
• enum {
```

```
kCODEC SupportModuleADC = 1U << 0U.
kCODEC SupportModuleDAC = 1U << 1U,
kCODEC SupportModulePGA = 1U << 2U,
kCODEC_SupportModuleHeadphone = 1U << 3U,
kCODEC SupportModuleSpeaker = 1U << 4U,
kCODEC SupportModuleLinein = 1U << 5U,
kCODEC_SupportModuleLineout = 1U << 6U,
kCODEC_SupportModuleVref = 1U << 7U,
kCODEC SupportModuleMicbias = 1U << 8U,
kCODEC SupportModuleMic = 1U << 9U,
kCODEC SupportModuleI2SIn = 1U << 10U.
kCODEC SupportModuleI2SOut = 1U << 11U,
kCODEC SupportModuleMixer = 1U << 12U,
kCODEC SupportModuleI2SInSwitchInterface = 1U << 13U,
kCODEC_SupportPlayChannelLeft0 = 1U << 0U,
kCODEC SupportPlayChannelRight0 = 1U << 1U,
kCODEC SupportPlayChannelLeft1 = 1U << 2U,
kCODEC_SupportPlayChannelRight1 = 1U << 3U,
kCODEC_SupportPlayChannelLeft2 = 1U << 4U,
kCODEC SupportPlayChannelRight2 = 1U << 5U,
kCODEC_SupportPlayChannelLeft3 = 1U << 6U,
kCODEC SupportPlayChannelRight3 = 1U << 7U.
kCODEC_SupportPlaySourcePGA = 1U << 8U,
kCODEC SupportPlaySourceInput = 1U << 9U,
kCODEC SupportPlaySourceDAC = 1U << 10U,
kCODEC_SupportPlaySourceMixerIn = 1U << 11U,
kCODEC_SupportPlaySourceMixerInLeft = 1U << 12U,
kCODEC SupportPlaySourceMixerInRight = 1U << 13U,
kCODEC SupportPlaySourceAux = 1U << 14U,
kCODEC SupportRecordSourceDifferentialLine = 1U << 0U.
kCODEC_SupportRecordSourceLineInput = 1U << 1U,
kCODEC SupportRecordSourceDifferentialMic = 1U << 2U,
kCODEC SupportRecordSourceDigitalMic = 1U << 3U,
kCODEC_SupportRecordSourceSingleEndMic = 1U << 4U,
kCODEC SupportRecordChannelLeft1 = 1U << 6U.
kCODEC SupportRecordChannelLeft2 = 1U << 7U,
kCODEC SupportRecordChannelLeft3 = 1U << 8U.
kCODEC_SupportRecordChannelRight1 = 1U << 9U,
kCODEC SupportRecordChannelRight2 = 1U << 10U,
kCODEC SupportRecordChannelRight3 = 1U << 11U }
  audio codec capability
```

Functions

- status_t CODEC_Init (codec_handle_t *handle, codec_config_t *config) Codec initilization.
- status t CODEC Deinit (codec handle t *handle) Codec de-initilization.
- status t CODEC SetFormat (codec handle t *handle, uint32 t mclk, uint32 t sampleRate, uint32-_t bitWidth)

set audio data format.

• status t CODEC ModuleControl (codec handle t *handle, codec module ctrl cmd t cmd, uint32 t data)

codec module control.

- status t CODEC SetVolume (codec handle t *handle, uint32 t channel, uint32 t volume) set audio codec pl volume.
- status_t CODEC_SetMute (codec_handle_t *handle, uint32 t channel, bool mute) set audio codec module mute.
- status t CODEC SetPower (codec handle t *handle, codec module t module, bool powerOn) set audio codec power.
- status t CODEC SetRecord (codec handle t *handle, uint32 t recordSource) codec set record source.
- status t CODEC SetRecordChannel (codec handle t*handle, uint32 t leftRecordChannel, uint32t rightRecordChannel)
- codec set record channel. • status_t CODEC_SetPlay (codec_handle_t *handle, uint32_t playSource) codec set play source.

Driver version

• #define FSL_CODEC_DRIVER_VERSION (MAKE_VERSION(2, 3, 1)) CLOCK driver version 2.3.1.

25.2.2 Data Structure Documentation

25.2.2.1 struct codec config t

Data Fields

- uint32_t codecDevType codec type
- void * codecDevConfig

Codec device specific configuration.

25.2.2.2 struct codec_capability_t

Data Fields

- uint32_t codecModuleCapability codec module capability
- uint32_t codecPlayCapability codec play capability
- uint32_t codecRecordCapability codec record capability
- uint32_t codecVolumeCapability codec volume capability

25.2.2.3 struct codec handle

codec handle declaration

 Application should allocate a buffer with CODEC_HANDLE_SIZE for handle definition, such as uint8_t codecHandleBuffer[CODEC_HANDLE_SIZE]; codec_handle_t *codecHandle = codec-HandleBuffer;

Data Fields

- codec_config_t * codecConfig
 - codec configuration function pointer
- const codec_capability_t * codecCapability codec capability
- uint8_t codecDevHandle [HAL_CODEC_HANDLER_SIZE]

 codec device handle

25.2.3 Macro Definition Documentation

25.2.3.1 #define FSL CODEC DRIVER VERSION (MAKE_VERSION(2, 3, 1))

25.2.4 Enumeration Type Documentation

25.2.4.1 anonymous enum

Enumerator

kStatus_CODEC_NotSupport CODEC not support status.

kStatus_CODEC_DeviceNotRegistered CODEC device register failed status.

kStatus_CODEC_I2CBusInitialFailed CODEC i2c bus initialization failed status.

kStatus_CODEC_I2CCommandTransferFailed CODEC i2c bus command transfer failed status.

25.2.4.2 enum codec_audio_protocol_t

Enumerator

kCODEC_BusI2S I2S type.
kCODEC_BusLeftJustified Left justified mode.
kCODEC_BusRightJustified Right justified mode.
kCODEC_BusPCMA DSP/PCM A mode.
kCODEC_BusPCMB DSP/PCM B mode.
kCODEC_BusTDM TDM mode.

25.2.4.3 anonymous enum

Enumerator

kCODEC_AudioSampleRate11025Hz Sample rate 1025 Hz.
kCODEC_AudioSampleRate12KHz Sample rate 12000 Hz.
kCODEC_AudioSampleRate16KHz Sample rate 16000 Hz.
kCODEC_AudioSampleRate2050Hz Sample rate 22050 Hz.
kCODEC_AudioSampleRate24KHz Sample rate 24000 Hz.
kCODEC_AudioSampleRate32KHz Sample rate 32000 Hz.
kCODEC_AudioSampleRate44100Hz Sample rate 44100 Hz.
kCODEC_AudioSampleRate48KHz Sample rate 48000 Hz.
kCODEC_AudioSampleRate96KHz Sample rate 96000 Hz.
kCODEC_AudioSampleRate192KHz Sample rate 192000 Hz.
kCODEC_AudioSampleRate384KHz Sample rate 384000 Hz.

25.2.4.4 anonymous enum

Enumerator

kCODEC_AudioBitWidth16bit
 kCODEC_AudioBitWidth20bit
 kCODEC_AudioBitWidth24bit
 audio bit width 20
 audio bit width 24
 audio bit width 32

25.2.4.5 enum codec_module_t

Enumerator

kCODEC_ModuleADC codec module ADC
 kCODEC_ModuleDAC codec module DAC
 kCODEC_ModulePGA codec module PGA
 kCODEC ModuleHeadphone codec module headphone

kCODEC ModuleSpeaker codec module speaker

kCODEC ModuleLinein codec module linein

kCODEC ModuleLineout codec module lineout

kCODEC_ModuleVref codec module VREF

kCODEC ModuleMicbias codec module MIC BIAS

kCODEC ModuleMic codec module MIC

kCODEC ModuleI2SIn codec module I2S in

kCODEC_ModuleI2SOut codec module I2S out

kCODEC ModuleMixer codec module mixer

25.2.4.6 enum codec module ctrl cmd t

Enumerator

kCODEC_ModuleSwitch12SInInterface module digital interface siwtch.

25.2.4.7 anonymous enum

Enumerator

kCODEC_ModuleI2SInInterfacePCM Pcm interface. kCODEC_ModuleI2SInInterfaceDSD DSD interface.

25.2.4.8 anonymous enum

Enumerator

kCODEC_RecordSourceDifferentialLine record source from differential line

kCODEC_RecordSourceLineInput record source from line input

kCODEC_RecordSourceDifferentialMic record source from differential mic

kCODEC_RecordSourceDigitalMic record source from digital microphone

kCODEC_RecordSourceSingleEndMic record source from single microphone

25.2.4.9 anonymous enum

Enumerator

kCODEC_RecordChannelLeft1 left record channel 1

kCODEC_RecordChannelLeft2 left record channel 2

kCODEC_RecordChannelLeft3 left record channel 3

kCODEC_RecordChannelRight1 right record channel 1

kCODEC_RecordChannelRight2 right record channel 2

kCODEC RecordChannelRight3 right record channel 3

kCODEC_RecordChannelDifferentialPositive1 differential positive record channel 1

kCODEC_RecordChannelDifferentialPositive2
 kCODEC_RecordChannelDifferentialPositive3
 differential positive record channel 3
 kCODEC_RecordChannelDifferentialNegative1
 differential negative record channel 1
 kCODEC_RecordChannelDifferentialNegative2
 differential negative record channel 2
 differential negative record channel 3
 differential negative record channel 3

25.2.4.10 anonymous enum

Enumerator

kCODEC_PlaySourcePGA play source PGA, bypass ADC
kCODEC_PlaySourceInput play source Input3
kCODEC_PlaySourceDAC play source DAC
kCODEC_PlaySourceMixerIn play source mixer in
kCODEC_PlaySourceMixerInLeft play source mixer in left
kCODEC_PlaySourceMixerInRight play source mixer in right
kCODEC_PlaySourceAux play source mixer in AUx

25.2.4.11 anonymous enum

Enumerator

kCODEC_PlayChannelHeadphoneLeft play channel headphone left
kCODEC_PlayChannelHeadphoneRight play channel headphone right
kCODEC_PlayChannelSpeakerLeft play channel speaker left
kCODEC_PlayChannelSpeakerRight play channel speaker right
kCODEC_PlayChannelLineOutLeft play channel lineout left
kCODEC_PlayChannelLineOutRight play channel lineout right
kCODEC_PlayChannelLeft0 play channel left0
kCODEC_PlayChannelRight0 play channel right0
kCODEC_PlayChannelLeft1 play channel left1
kCODEC_PlayChannelLeft1 play channel right1
kCODEC_PlayChannelLeft2 play channel left2
kCODEC_PlayChannelLeft2 play channel right2
kCODEC_PlayChannelLeft3 play channel left3
kCODEC_PlayChannelLeft3 play channel left3
kCODEC_PlayChannelRight3 play channel right3

25.2.4.12 anonymous enum

Enumerator

kCODEC_VolumeHeadphoneLeft headphone left volume
kCODEC_VolumeHeadphoneRight headphone right volume
kCODEC_VolumeSpeakerLeft speaker left volume
kCODEC_VolumeSpeakerRight speaker right volume

kCODEC VolumeLineOutLeft lineout left volume

kCODEC VolumeLineOutRight lineout right volume

kCODEC VolumeLeft0 left0 volume

kCODEC_VolumeRight0 right0 volume

kCODEC VolumeLeft1 left1 volume

kCODEC VolumeRight1 right1 volume

kCODEC_VolumeLeft2 left2 volume

kCODEC_VolumeRight2 right2 volume

kCODEC VolumeLeft3 left3 volume

kCODEC VolumeRight3 right3 volume

kCODEC_VolumeDAC dac volume

25.2.4.13 anonymous enum

Enumerator

kCODEC_SupportModuleADC codec capability of module ADC

kCODEC SupportModuleDAC codec capability of module DAC

kCODEC SupportModulePGA codec capability of module PGA

kCODEC_SupportModuleHeadphone codec capability of module headphone

kCODEC_SupportModuleSpeaker codec capability of module speaker

kCODEC SupportModuleLinein codec capability of module linein

kCODEC SupportModuleLineout codec capability of module lineout

kCODEC SupportModuleVref codec capability of module vref

kCODEC_SupportModuleMicbias codec capability of module mic bias

kCODEC SupportModuleMic codec capability of module mic bias

kCODEC SupportModuleI2SIn codec capability of module I2S in

kCODEC_SupportModuleI2SOut codec capability of module I2S out

kCODEC_SupportModuleMixer codec capability of module mixer

kCODEC SupportModuleI2SInSwitchInterface codec capability of module I2S in switch interface

kCODEC SupportPlayChannelLeft0 codec capability of play channel left 0

kCODEC_SupportPlayChannelRight0 codec capability of play channel right 0

kCODEC SupportPlayChannelLeft1 codec capability of play channel left 1

kCODEC SupportPlayChannelRight1 codec capability of play channel right 1

kCODEC_SupportPlayChannelLeft2 codec capability of play channel left 2

kCODEC_SupportPlayChannelRight2 codec capability of play channel right 2

kCODEC_SupportPlayChannelLeft3 codec capability of play channel left 3

kCODEC_SupportPlayChannelRight3 codec capability of play channel right 3

kCODEC_SupportPlaySourcePGA codec capability of set playback source PGA

kCODEC_SupportPlaySourceInput codec capability of set playback source INPUT

kCODEC SupportPlaySourceDAC codec capability of set playback source DAC

kCODEC SupportPlaySourceMixerIn codec capability of set play source Mixer in

kCODEC_SupportPlaySourceMixerInLeft codec capability of set play source Mixer in left

kCODEC SupportPlaySourceMixerInRight codec capability of set play source Mixer in right

CODEC Common Driver

kCODEC SupportPlaySourceAux codec capability of set play source aux kCODEC_SupportRecordSourceDifferentialLine codec capability of record source differential line

kCODEC_SupportRecordSourceLineInput codec capability of record source line input kCODEC SupportRecordSourceDifferentialMic codec capability of record source differential mic

kCODEC_SupportRecordSourceDigitalMic codec capability of record digital mic

kCODEC_SupportRecordSourceSingleEndMic codec capability of single end mic

kCODEC SupportRecordChannelLeft1 left record channel 1

kCODEC_SupportRecordChannelLeft2 left record channel 2

kCODEC_SupportRecordChannelLeft3 left record channel 3

kCODEC SupportRecordChannelRight1 right record channel 1

kCODEC_SupportRecordChannelRight2 right record channel 2

kCODEC_SupportRecordChannelRight3 right record channel 3

25.2.5 Function Documentation

25.2.5.1 status t CODEC Init (codec handle t * handle, codec config t * config)

Parameters

handle	codec handle.
config	codec configurations.

Returns

kStatus Success is success, else de-initial failed.

25.2.5.2 status_t CODEC Deinit (codec handle t * handle)

Parameters

handle	codec handle.

Returns

kStatus Success is success, else de-initial failed.

25.2.5.3 status_t CODEC SetFormat (codec handle t * handle, uint32 t mclk, uint32 t sampleRate, uint32 t bitWidth)

handle	codec handle.
mclk	master clock frequency in HZ.
sampleRate	sample rate in HZ.
bitWidth	bit width.

Returns

kStatus_Success is success, else configure failed.

25.2.5.4 status_t CODEC_ModuleControl (codec_handle_t * handle, codec_module_ctrl_cmd_t cmd, uint32_t data)

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature.

Parameters

handle	codec handle.
cmd	module control cmd, reference _codec_module_ctrl_cmd.
data	value to write, when cmd is kCODEC_ModuleRecordSourceChannel, the data should be a value combine of channel and source, please reference macro CODEC_MOD-ULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN), reference codec specific driver for detail configurations.

Returns

kStatus_Success is success, else configure failed.

25.2.5.5 status_t CODEC_SetVolume (codec_handle_t * handle, uint32_t channel, uint32_t volume)



handle	codec handle.
channel	audio codec volume channel, can be a value or combine value of _codec_volumecapability or _codec_play_channel.
volume	volume value, support $0 \sim 100$, 0 is mute, 100 is the maximum volume value.

Returns

kStatus_Success is success, else configure failed.

25.2.5.6 status_t CODEC_SetMute (codec_handle_t * handle, uint32_t channel, bool mute)

Parameters

handle	codec handle.
channel	audio codec volume channel, can be a value or combine value of _codec_volume
	capability or _codec_play_channel.
mute	true is mute, false is unmute.

Returns

kStatus_Success is success, else configure failed.

25.2.5.7 status_t CODEC_SetPower (codec_handle_t * handle, codec_module_t module, bool powerOn)

Parameters

handle	codec handle.
module	audio codec module.
powerOn	true is power on, false is power down.

Returns

kStatus_Success is success, else configure failed.

25.2.5.8 status_t CODEC_SetRecord (codec_handle_t * handle, uint32_t recordSource)

handle	codec handle.
recordSource	audio codec record source, can be a value or combine value of _codec_record_source.

Returns

kStatus_Success is success, else configure failed.

25.2.5.9 status_t CODEC_SetRecordChannel (codec_handle_t * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel)

Parameters

handle	codec handle.
v	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.
- C	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

Returns

kStatus_Success is success, else configure failed.

25.2.5.10 status_t CODEC_SetPlay (codec_handle_t * handle, uint32_t playSource)

Parameters

handle	codec handle.
playSource	audio codec play source, can be a value or combine value of _codec_play_source.

Returns

kStatus_Success is success, else configure failed.

25.3 **CODEC I2C Driver**

25.3.1 Overview

The codec common driver provides a codec control abstraction interface.

Data Structures

• struct codec i2c config t CODEC I2C configurations structure. More...

Macros

• #define CODEC_I2C_MASTER_HANDLER_SIZE HAL_I2C_MASTER_HANDLE_SIZE codec i2c handler

Enumerations

```
enum codec_reg_addr_t {
 kCODEC_RegAddr8Bit = 1U,
 kCODEC_RegAddr16Bit = 2U }
    CODEC device register address type.
enum codec_reg_width_t {
 kCODEC_RegWidth8Bit = 1U,
 kCODEC_RegWidth16Bit = 2U,
 kCODEC RegWidth32Bit = 4U }
    CODEC device register width.
```

Functions

- status_t CODEC_I2C_Init (void *handle, uint32_t i2cInstance, uint32_t i2cBaudrate, uint32_t i2c-SourceClockHz)
 - Codec i2c bus initilization.
- status t CODEC I2C Deinit (void *handle)

Codec i2c de-initilization.

- status_t CODEC_I2C_Send (void *handle, uint8_t deviceAddress, uint32_t subAddress, uint8_t subaddressSize, uint8 t *txBuff, uint8 t txBuffSize) codec i2c send function.
- status_t CODEC_I2C_Receive (void *handle, uint8_t deviceAddress, uint32_t subAddress, uint8_t subaddressSize, uint8_t *rxBuff, uint8_t rxBuffSize) codec i2c receive function.

25.3.2 Data Structure Documentation

25.3.2.1 struct codec_i2c_config_t

Data Fields

- uint32 t codecI2CInstance
 - *i2c bus instance*
- uint32_t codecI2CSourceClock

i2c bus source clock frequency

25.3.3 Enumeration Type Documentation

25.3.3.1 enum codec_reg_addr_t

Enumerator

kCODEC_RegAddr8Bit 8-bit register address. kCODEC_RegAddr16Bit 16-bit register address.

25.3.3.2 enum codec_reg_width_t

Enumerator

kCODEC_RegWidth8Bit 8-bit register width. kCODEC_RegWidth16Bit 16-bit register width. kCODEC_RegWidth32Bit 32-bit register width.

25.3.4 Function Documentation

25.3.4.1 status_t CODEC_I2C_Init (void * handle, uint32_t i2cInstance, uint32_t i2cBaudrate, uint32 t i2cSourceClockHz)

Parameters

handle	i2c master handle.
i2cInstance	instance number of the i2c bus, such as 0 is corresponding to I2C0.

i2cBaudrate	i2c baudrate.
i2cSource- ClockHz	i2c source clock frequency.

Returns

kStatus_HAL_I2cSuccess is success, else initial failed.

25.3.4.2 status_t CODEC_I2C_Deinit (void * handle)

Parameters

handle	i2c master handle.
--------	--------------------

Returns

kStatus_HAL_I2cSuccess is success, else deinitial failed.

25.3.4.3 status_t CODEC_I2C_Send (void * handle, uint8_t deviceAddress, uint32_t subAddress, uint8 t subaddressSize, uint8 t * txBuff, uint8 t txBuffSize)

Parameters

handle	i2c master handle.
deviceAddress	codec device address.
subAddress	register address.
subaddressSize	register address width.
txBuff	tx buffer pointer.
txBuffSize	tx buffer size.

Returns

kStatus_HAL_I2cSuccess is success, else send failed.

25.3.4.4 status_t CODEC I2C Receive (void * handle, uint8 t deviceAddress, uint32 t subAddress, uint8_t subaddressSize, uint8_t * rxBuff, uint8_t rxBuffSize)

handle	i2c master handle.
deviceAddress	codec device address.
subAddress	register address.
subaddressSize	register address width.
rxBuff	rx buffer pointer.
rxBuffSize	rx buffer size.

Returns

kStatus_HAL_I2cSuccess is success, else receive failed.

25.4 **AK4497 Driver**

25.4.1 Overview

The ak4497 driver provides a codec control interface.

Data Structures

```
struct ak4497_dsd_config_t
     Initialize DSD mode structure of AK4497. More...
• struct ak4497_pcm_config_t
     Initialize PCM mode structure of AK4497. More...
• struct ak4497 config t
     Initialize structure of AK4497. More...
• struct ak4497_handle_t
     ak4497 codec handler More...
```

Macros

```
    #define AK4497_I2C_HANDLER_SIZE CODEC_I2C_MASTER_HANDLER_SIZE

    ak4497 handle size
• #define AK4497 CONTROL1 (0x00U)
    define the registers offset of AK4497.
• #define AK4497 CONTROL1 RSTN MASK (0x1U)
    define BIT info of AK4497.
• #define AK4497_I2C_ADDR (0x11U)
    AK4497 I2C address.

    #define AK4497 I2C BITRATE (100000U)

    AK4497 i2c baudrate.
```

Enumerations

```
• enum ak4497_mode_t
     The AK4497 playback mode.
enum ak4497_data_channel_mode_t {
  kAK4497_NormalMode = 0x0,
 kAK4497 ExchangeMode = 0x1 }
     The Data selection of L-channel and R-channel for DSD mode, defined by SELLR bit.
enum ak4497_dsd_input_path_t {
  kAK4497 Path0 = 0x0,
 kAK4497_Path1 = 0x1 }
     The data path select for DSD mode.

    enum ak4497_dsd_mclk_t {

  kAK4497 \text{ mclk} 512fs = 0x0,
 kAK4497 \text{ mclk} 768 \text{fs} = 0x1
     The MCLK select for DSD mode, defined by DCKS bit.
```

```
• enum ak4497 dsd dclk t {
 kAK4497_dclk64fs = 0x0,
 kAK4497 dclk128fs = 0x1,
 kAK4497_dclk256fs = 0x2,
 kAK4497 dclk512fs = 0x3
    The DCLK select for DSD mode, defined by DSDSEL[1:0].
enum ak4497_dsd_playback_path_t {
  kAK4497_NormalPath = 0x0,
 kAK4497_VolumeBypass = 0x1 }
    DSD playback path.
• enum ak4497 dsd data mute t
    DSD mute flag.
enum ak4497_dsd_dclk_polarity_t {
  kAK4497_FallingEdge = 0x0,
 kAK4497_RisingEdge = 0x1 }
    DSD bclk polarity.
enum ak4497_pcm_samplefreqmode_t {
  kAK4497_ManualSettingMode = 0x0,
 kAK4497_AutoSettingMode = 0x1,
 kAK4497 FsAutoDetectMode = 0x2
    The sampling frequency mode for PCM and EXDF mode, defined by CR01[AFSD], CR00[ACKS].
enum ak4497_pcm_samplefreqselect_t {
  kAK4497_NormalSpeed = 0x0,
 kAK4497 DoubleSpeed = 0x1,
 kAK4497_QuadSpeed = 0x2,
 kAK4497_OctSpeed = 0x4,
 kAK4497 HexSpeed = 0x5 }
    The sampling speed select, defined by DFS[2:0].
enum ak4497_pcm_sdata_format_t {
  kAK4497 16BitLSB = 0x0
  kAK4497_20BitLSB = 0x1,
 kAK4497 \ 24BitMSB = 0x2
 kAK4497_16_24BitI2S = 0x3,
 kAK4497_24BitLSB = 0x4,
 kAK4497_32BitLSB = 0x5,
 kAK4497 \ 32BitMSB = 0x6
 kAK4497_32BitI2S = 0x7 }
    The audio data interface modes, defined by DIF[2:0].
• enum ak4497_pcm_tdm_mode_t {
  kAK4497 Normal = 0x0,
 kAK4497 TDM128 = 0x1,
 kAK4497\_TDM256 = 0x2,
 kAK4497\_TDM512 = 0x3
    The TDM mode select, defined by TDM[1:0].
• enum ak4497 pcm sds select t
    The audio data slot selection, defined by SDS[2:0].

    enum ak4497_module_ctrl_cmd_t { kAK4497_ModuleSwitchI2SInInterface = 0U }
```

audio codec module control cmd

• enum {

kAK4497_ModuleI2SInInterfacePCM = 0U, kAK4497 ModuleI2SInInterfaceDSD = 1U } audio codec module digital interface

Functions

• void AK4497 DefaultConfig (ak4497 config t *config)

Default initializes AK4497.

- status t AK4497 Init (ak4497 handle t *handle, ak4497 config t *config) Initializes AK4497.
- status t AK4497 SetEncoding (ak4497 handle t *handle, uint8 t format)

Set the codec PCM mode or DSD mode based on the format info.

• status_t AK4497_ConfigDataFormat (ak4497_handle_t *handle, uint32_t mclk, uint32_t sample-Rate, uint32_t bitWidth)

Configure the data format of audio data.

• status_t AK4497_SetVolume (ak4497_handle_t *handle, uint8_t value)

Set the volume of different modules in AK4497.

- status_t AK4497_GetVolume (ak4497_handle_t *handle, uint8_t *value) Get the volume of different modules in AK4497.
- status_t_AK4497_ModuleControl (ak4497_handle_t *handle, ak4497_module_ctrl_cmd_t cmd, uint32 t data)

AK4497 codec module control.

• status t AK4497 Deinit (ak4497 handle t *handle)

Deinit the AK4497 codec.

• status_t AK4497_WriteReg (ak4497_handle_t *handle, uint8_t reg, uint8_t val)

Write register to AK4497 using I2C.

- status t AK4497 ReadReg (ak4497 handle t *handle, uint8 t reg, uint8 t *val) Read register from AK4497 using I2C.
- status_t AK4497_ModifyReg (ak4497_handle_t *handle, uint8_t reg, uint8_t mask, uint8_t val) Modify some bits in the register using I2C.

Driver version

• #define FSL AK4497 DRIVER VERSION (MAKE VERSION(2, 1, 2)) CLOCK driver version 2.1.2.

25.4.2 Data Structure Documentation

- 25.4.2.1 struct ak4497_dsd_config_t
- 25.4.2.2 struct ak4497 pcm config t
- 25.4.2.3 struct ak4497 config t

Data Fields

- uint8_t slaveAddress
 - code device slave address
- codec_i2c_config_t i2cConfig *i2c* bus configuration

25.4.2.4 struct ak4497_handle_t

Data Fields

- ak4497_config_t * config ak4497 config pointer
- uint8_t i2cHandle [AK4497_I2C_HANDLER_SIZE] i2c handle

Macro Definition Documentation 25.4.3

- #define AK4497 CONTROL1 (0x00U)
- 25.4.3.2 #define AK4497_CONTROL1_RSTN_MASK (0x1U)
- 25.4.3.3 #define AK4497_I2C_ADDR (0x11U)
- 25.4.4 Enumeration Type Documentation
- 25.4.4.1 enum ak4497_data_channel_mode_t

Enumerator

kAK4497_NormalMode L-channel output L-channel data, R-channel output R-channel data. kAK4497 ExchangeMode L-channel output R-channel data, R-channel output L-channel data.

25.4.4.2 enum ak4497 dsd input path t

Enumerator

kAK4497_Path0 Pin 16,17,19 used. *kAK4497_Path1* Pin 3,4,5 used.

25.4.4.3 enum ak4497 dsd mclk t

Enumerator

kAK4497_mclk512fs MCLK equals 512fs. kAK4497_mclk768fs MCLK equals 768fs.

25.4.4.4 enum ak4497 dsd dclk t

Enumerator

kAK4497_dclk64fs DCLK equals 64fs. kAK4497_dclk128fs DCLK equals 128fs. *kAK4497_dclk256fs* DCLK equals 256fs. kAK4497 dclk512fs DCLK equals 512fs.

25.4.4.5 enum ak4497_dsd_playback_path_t

Enumerator

kAK4497_NormalPath Normal path mode. kAK4497_VolumeBypass Volume Bypass mode.

25.4.4.6 enum ak4497_dsd_dclk_polarity_t

Enumerator

kAK4497 FallingEdge DSD data is output from DCLK falling edge. kAK4497_RisingEdge DSD data is output from DCLK rising edge.

25.4.4.7 enum ak4497_pcm_samplefreqmode_t

Enumerator

kAK4497 Manual Setting Mode Manual setting mode. *kAK4497_AutoSettingMode* Auto setting mode. kAK4497 FsAutoDetectMode Auto detect mode.

25.4.4.8 enum ak4497_pcm_samplefreqselect_t

Enumerator

kAK4497_NormalSpeed 8kHZ \sim 54kHZ kAK4497_DoubleSpeed 54kHZ \sim 108kHZ kAK4497_QuadSpeed 120kHZ \sim 216kHZ, note that value 3 also stands for Quad Speed Mode kAK4497_OctSpeed 384kHZ, note that value 6 also stands for Oct Speed Mode kAK4497_HexSpeed 768kHZ, note that value 7 also stands for Hex Speed Mode

25.4.4.9 enum ak4497_pcm_sdata_format_t

Enumerator

kAK4497_16BitLSB 16-bit LSB justified kAK4497_20BitLSB 20-bit LSB justified kAK4497_24BitMSB 24-bit MSB justified kAK4497_16_24BitI2S 16 and 24-bit I2S compatible kAK4497_24BitLSB 24-bit LSB justified kAK4497_32BitLSB 32-bit LSB justified kAK4497_32BitMSB 32-bit MSB justified kAK4497_32BitI2S 32-bit I2S compatible

25.4.4.10 enum ak4497_pcm_tdm_mode_t

Enumerator

kAK4497_Normal Normal mode.kAK4497_TDM128 BCLK is fixed to 128fs.kAK4497_TDM256 BCLK is fixed to 256fs.kAK4497_TDM512 BCLK is fixed to 512fs.

25.4.4.11 enum ak4497_module_ctrl_cmd_t

Enumerator

kAK4497_ModuleSwitchI2SInInterface module digital interface siwtch.

25.4.4.12 anonymous enum

Enumerator

kAK4497_Module12SInInterfacePCM Pcm interface. *kAK4497_Module12SInInterfaceDSD* DSD interface.

25.4.5 Function Documentation

25.4.5.1 void AK4497_DefaultConfig (ak4497_config_t * config)

config	AK4497 configure structure.
--------	-----------------------------

25.4.5.2 status_t AK4497_Init ($ak4497_handle_t * handle_t$ ak4497_config_t * config_)

Parameters

handle	AK4497 handle structure.
config	AK4497 configure structure.

25.4.5.3 status_t AK4497 SetEncoding (ak4497_handle_t * handle, uint8 t format)

This function would configure the codec playback mode.

Parameters

handle	AK4497 handle structure pointer.
format	info.

25.4.5.4 status_t AK4497_ConfigDataFormat (ak4497_handle_t * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)

This function would configure the registers about the sample rate, bit depths.

Parameters

handle	AK4497 handle structure pointer.
mclk	system clock of the codec which can be generated by MCLK or PLL output.
sampleRate	Sample rate of audio file running in AK4497.
bitWidth	Bit depth of audio file.

25.4.5.5 status_t AK4497_SetVolume (ak4497_handle_t * handle, uint8_t value)

This function would set the volume of AK4497 modules. Users need to appoint the module. The function assume that left channel and right channel has the same volume.

handle	AK4497 handle structure.
value	Volume value need to be set.

25.4.5.6 status_t AK4497_GetVolume (ak4497_handle_t * handle, uint8_t * value)

This function gets the volume of AK4497. Users need to appoint the module. The function assume that left channel and right channel has the same volume.

Parameters

handle	AK4497 handle structure.
value	volume value

Returns

value value of the module.

25.4.5.7 status_t AK4497_ModuleControl (ak4497_handle_t * handle, ak4497_module_ctrl_cmd_t cmd, uint32 t data)

Parameters

handle	AK4497 handle structure pointer.
cmd	module control command, support cmd kAK4497_ModuleSwitchDigitalInterface.
data	control data, support data kCODEC_ModuleDigitalInterfacePCM/kCODECModuleDigitalInterfaceDSD.

25.4.5.8 status_t AK4497_Deinit (ak4497_handle_t * handle)

This function close all modules in AK4497 to save power.

handle	AK4497 handle structure pointer.
--------	----------------------------------

25.4.5.9 status_t AK4497_WriteReg (ak4497_handle_t * handle, uint8_t reg, uint8_t val)

Parameters

handle	AK4497 handle structure.
reg	The register address in AK4497.
val	Value needs to write into the register.

25.4.5.10 status_t AK4497_ReadReg (ak4497_handle_t * handle, uint8_t *eg, uint8_t * val)

Parameters

handle	AK4497 handle structure.
reg	The register address in AK4497.
val	Value written to.

25.4.5.11 status_t AK4497_ModifyReg (ak4497_handle_t * handle, uint8_t reg, uint8_t mask, uint8 t val)

Parameters

handle	AK4497 handle structure.
reg	The register address in AK4497.
mask	The mask code for the bits want to write. The bit you want to write should be 0.
val	Value needs to write into the register.

25.4.6 AK4497 Adapter

25.4.6.1 Overview

The ak4497 adapter provides a codec unify control interface.

Macros

• #define HAL CODEC AK4497 HANDLER SIZE (AK4497 I2C HANDLER SIZE + 4) codec handler size

Functions

- status_t HAL_CODEC_AK4497_Init (void *handle, void *config) Codec initilization.
- status t HAL CODEC AK4497 Deinit (void *handle)

Codec de-initilization.

• status t HAL CODEC AK4497 SetFormat (void *handle, uint32 t mclk, uint32 t sampleRate, uint32 t bitWidth)

set audio data format.

• status_t_HAL_CODEC_AK4497_SetVolume (void *handle, uint32_t playChannel, uint32_t volume)

set audio codec module volume.

- status t HAL CODEC AK4497 SetMute (void *handle, uint32_t playChannel, bool isMute) set audio codec module mute.
- status_t HAL_CODEC_AK4497_SetPower (void *handle, uint32_t module, bool powerOn) set audio codec module power.
- status t HAL CODEC AK4497 SetRecord (void *handle, uint32 t recordSource) codec set record source.
- status_t HAL_CODEC_AK4497_SetRecordChannel (void *handle, uint32_t leftRecordChannel, uint32 t rightRecordChannel)

codec set record channel.

- status_t HAL_CODEC_AK4497_SetPlay (void *handle, uint32_t playSource) codec set play source.
- status t HAL CODEC AK4497 ModuleControl (void *handle, uint32 t cmd, uint32 t data) codec module control.
- static status_t HAL_CODEC_Init (void *handle, void *config) Codec initilization.
- static status t HAL CODEC Deinit (void *handle)
 - Codec de-initilization.
- static status t HAL CODEC SetFormat (void *handle, uint32 t mclk, uint32 t sampleRate, uint32 t bitWidth)

set audio data format.

- static status t HAL CODEC SetVolume (void *handle, uint32 t playChannel, uint32 t volume) set audio codec module volume.
- static status_t HAL_CODEC_SetMute (void *handle, uint32_t playChannel, bool isMute) set audio codec module mute.
- static status_t HAL_CODEC_SetPower (void *handle, uint32_t module, bool powerOn)

set audio codec module power.

- static status t HAL CODEC SetRecord (void *handle, uint32 t recordSource) codec set record source.
- static status_t HAL_CODEC_SetRecordChannel (void *handle, uint32_t leftRecordChannel, uint32 t rightRecordChannel)

codec set record channel.

- static status_t HAL_CODEC_SetPlay (void *handle, uint32_t playSource) codec set play source.
- static status_t HAL_CODEC_ModuleControl (void *handle, uint32_t cmd, uint32_t data) codec module control.

25.4.6.2 Function Documentation

25.4.6.2.1 status_t HAL_CODEC_AK4497_Init (void * handle, void * config)

Parameters

handle	codec handle.
config	codec configuration.

Returns

kStatus_Success is success, else initial failed.

25.4.6.2.2 status_t HAL_CODEC_AK4497_Deinit (void * handle)

Parameters

handle	codec handle.

Returns

kStatus_Success is success, else de-initial failed.

25.4.6.2.3 status_t HAL_CODEC_AK4497_SetFormat (void * handle, uint32_t mclk, uint32_t sampleRate, uint32 t bitWidth)

handle	codec handle.
mclk	master clock frequency in HZ.
sampleRate	sample rate in HZ.
bitWidth	bit width.

Returns

kStatus_Success is success, else configure failed.

25.4.6.2.4 status_t HAL_CODEC_AK4497_SetVolume (void * handle, uint32_t playChannel, uint32_t volume)

Parameters

handle	codec handle.
playChannel	audio codec play channel, can be a value or combine value of _codec_play_channel.
volume	volume value, support $0 \sim 100$, 0 is mute, 100 is the maximum volume value.

Returns

kStatus_Success is success, else configure failed.

25.4.6.2.5 status_t HAL_CODEC_AK4497_SetMute (void * handle, uint32_t playChannel, bool isMute)

Parameters

handle	codec handle.
playChannel	audio codec play channel, can be a value or combine value of _codec_play_channel.
isMute	true is mute, false is unmute.

Returns

kStatus_Success is success, else configure failed.

25.4.6.2.6 status_t HAL_CODEC_AK4497_SetPower (void * handle, uint32_t module, bool powerOn)

handle	codec handle.
module	audio codec module.
powerOn	true is power on, false is power down.

Returns

kStatus_Success is success, else configure failed.

25.4.6.2.7 status_t HAL_CODEC_AK4497_SetRecord (void * handle, uint32_t recordSource)

Parameters

handle	codec handle.
recordSource	audio codec record source, can be a value or combine value of _codec_record_source.

Returns

kStatus_Success is success, else configure failed.

25.4.6.2.8 status_t HAL_CODEC_AK4497_SetRecordChannel (void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel)

Parameters

handle	codec handle.
•	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
O	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

Returns

kStatus_Success is success, else configure failed.

25.4.6.2.9 status_t HAL_CODEC_AK4497_SetPlay (void * handle, uint32_t playSource)

handle	codec handle.
playSource	audio codec play source, can be a value or combine value of _codec_play_source.

Returns

kStatus_Success is success, else configure failed.

25.4.6.2.10 status_t HAL_CODEC_AK4497_ModuleControl (void * handle, uint32_t cmd, uint32_t data)

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

Parameters

handle	codec handle.
cmd	module control cmd, reference _codec_module_ctrl_cmd.
data	value to write, when cmd is kCODEC_ModuleRecordSourceChannel, the data should
	be a value combine of channel and source, please reference macro CODEC_MOD-
	ULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN), reference codec
	specific driver for detail configurations.

Returns

kStatus_Success is success, else configure failed.

25.4.6.2.11 static status_t HAL_CODEC_Init (void * handle, void * config) [inline], [static]

Parameters

handle	codec handle.
config	codec configuration.

Returns

kStatus_Success is success, else initial failed.

25.4.6.2.12 static status_t HAL_CODEC_Deinit (void * handle) [inline], [static]

handle

Returns

kStatus_Success is success, else de-initial failed.

25.4.6.2.13 static status_t HAL_CODEC_SetFormat (void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth) [inline], [static]

Parameters

handle	codec handle.
mclk	master clock frequency in HZ.
sampleRate	sample rate in HZ.
bitWidth	bit width.

Returns

kStatus_Success is success, else configure failed.

25.4.6.2.14 static status_t HAL_CODEC_SetVolume (void * handle, uint32_t playChannel, uint32_t volume) [inline], [static]

Parameters

handle	codec handle.
playChannel	audio codec play channel, can be a value or combine value of _codec_play_channel.
volume	volume value, support $0 \sim 100$, 0 is mute, 100 is the maximum volume value.

Returns

kStatus_Success is success, else configure failed.

25.4.6.2.15 static status_t HAL_CODEC_SetMute (void * handle, uint32_t playChannel, bool isMute) [inline], [static]

handle	codec handle.
playChannel	audio codec play channel, can be a value or combine value of _codec_play_channel.
isMute	true is mute, false is unmute.

Returns

kStatus_Success is success, else configure failed.

25.4.6.2.16 status_t HAL_CODEC_SetPower (void * handle, uint32_t module, bool powerOn) [inline], [static]

Parameters

handle	codec handle.
module	audio codec module.
powerOn	true is power on, false is power down.

Returns

kStatus_Success is success, else configure failed.

25.4.6.2.17 static status_t HAL_CODEC_SetRecord (void * handle, uint32_t recordSource) [inline], [static]

Parameters

handle	codec handle.
recordSource	audio codec record source, can be a value or combine value of _codec_record_source.

Returns

kStatus_Success is success, else configure failed.

25.4.6.2.18 static status_t HAL_CODEC_SetRecordChannel (void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel) [inline], [static]

handle	codec handle.
v	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

Returns

kStatus_Success is success, else configure failed.

25.4.6.2.19 static status_t HAL_CODEC_SetPlay (void * handle, uint32_t playSource) [inline], [static]

Parameters

handle	codec handle.
playSource	audio codec play source, can be a value or combine value of _codec_play_source.

Returns

kStatus_Success is success, else configure failed.

25.4.6.2.20 static status_t HAL_CODEC_ModuleControl (void * handle, uint32_t cmd, uint32_t data) [inline], [static]

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

Parameters

handle	codec handle.
cmd	module control cmd, reference _codec_module_ctrl_cmd.
data	value to write, when cmd is kCODEC_ModuleRecordSourceChannel, the data should be a value combine of channel and source, please reference macro CODEC_MOD-ULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN), reference codec specific driver for detail configurations.

Returns

kStatus_Success is success, else configure failed.

25.5 WM8524 Driver

25.5.1 Overview

The wm8524 driver provides a codec control interface.

Data Structures

• struct wm8524 handle t WM8524 handler, More...

Typedefs

• typedef void(* wm8524_setMuteIO)(uint32_t output) < mute control io function pointer

Enumerations

```
enum wm8524_protocol_t {
 kWM8524 ProtocolLeftJustified = 0x0,
 kWM8524_ProtocolI2S = 0x1,
 kWM8524 ProtocolRightJustified = 0x2 }
    The audio data transfer protocol.
enum _wm8524_mute_control {
 kWM8524_Mute = 0U,
 kWM8524 Unmute = 1U }
    wm8524 mute operation
```

Functions

```
• status_t WM8524_Init (wm8524_handle_t *handle, wm8524_config_t *config)
    Initializes WM8524.
```

- void WM8524_ConfigFormat (wm8524_handle_t *handle, wm8524_protocol_t protocol) Configure WM8524 audio protocol.
- void WM8524_SetMute (wm8524_handle_t *handle, bool isMute) Sets the codec mute state.

Driver version

• #define FSL_WM8524_DRIVER_VERSION (MAKE_VERSION(2, 1, 1)) WM8524 driver version 2.1.1.

25.5.2 Data Structure Documentation

25.5.2.1 struct wm8524_handle_t

Data Fields

• wm8524_config_t * config wm8524_config_pointer

25.5.3 Macro Definition Documentation

25.5.3.1 #define FSL_WM8524_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))

25.5.4 Typedef Documentation

25.5.4.1 typedef void(* wm8524_setMutelO)(uint32_t output)

format control io function pointer

25.5.5 Enumeration Type Documentation

25.5.5.1 enum wm8524 protocol t

Enumerator

kWM8524_ProtocolLeftJustified Left justified mode.kWM8524_ProtocolI2S I2S mode.kWM8524_ProtocolRightJustified Right justified mode.

25.5.5.2 enum _wm8524_mute_control

Enumerator

kWM8524_Mute mute left and right channel DACkWM8524 Unmute unmute left and right channel DAC

25.5.6 Function Documentation

25.5.6.1 status_t WM8524_Init (wm8524_handle_t * handle, wm8524_config_t * config_)

handle	WM8524 handle structure.
config	WM8524 configure structure.

Returns

kStatus_Success.

25.5.6.2 void WM8524_ConfigFormat (wm8524_handle_t * handle, wm8524_protocol_t protocol)

Parameters

handle	WM8524 handle structure.
protocol	WM8524 configuration structure.

25.5.6.3 void WM8524_SetMute (wm8524_handle_t * handle, bool isMute)

Parameters

handle	WM8524 handle structure.
isMute	true means mute, false means normal.

25.5.7 WM8524 Adapter

25.5.7.1 Overview

The wm8524 adapter provides a codec unify control interface.

Macros

• #define HAL_CODEC_WM8524_HANDLER_SIZE (4) codec handler size

Functions

- status t HAL CODEC WM8524 Init (void *handle, void *config) Codec initilization.
- status t HAL CODEC WM8524 Deinit (void *handle) Codec de-initilization.
- status t HAL CODEC WM8524 SetFormat (void *handle, uint32 t mclk, uint32 t sampleRate, uint32 t bitWidth)
- set audio data format. • status_t_HAL_CODEC_WM8524_SetVolume (void *handle, uint32_t playChannel, uint32_t volume)

set audio codec module volume.

- status t HAL CODEC WM8524 SetMute (void *handle, uint32 t playChannel, bool isMute) set audio codec module mute.
- status_t HAL_CODEC_WM8524_SetPower (void *handle, uint32_t module, bool powerOn) set audio codec module power.
- status t HAL CODEC WM8524 SetRecord (void *handle, uint32 t recordSource) codec set record source.
- status_t HAL_CODEC_WM8524_SetRecordChannel (void *handle, uint32_t leftRecordChannel, uint32 t rightRecordChannel)

codec set record channel.

- status_t HAL_CODEC_WM8524_SetPlay (void *handle, uint32_t playSource) codec set play source.
- status t HAL CODEC WM8524 ModuleControl (void *handle, uint32 t cmd, uint32 t data) codec module control.
- static status t HAL CODEC Init (void *handle, void *config) Codec initilization.
- static status t HAL CODEC Deinit (void *handle)

Codec de-initilization.

• static status t HAL CODEC SetFormat (void *handle, uint32 t mclk, uint32 t sampleRate, uint32 t bitWidth)

set audio data format.

- static status t HAL CODEC SetVolume (void *handle, uint32 t playChannel, uint32 t volume) set audio codec module volume.
- static status_t HAL_CODEC_SetMute (void *handle, uint32_t playChannel, bool isMute) set audio codec module mute.
- static status_t HAL_CODEC_SetPower (void *handle, uint32_t module, bool powerOn)

set audio codec module power.

- static status t HAL CODEC SetRecord (void *handle, uint32 t recordSource) codec set record source.
- static status_t HAL_CODEC_SetRecordChannel (void *handle, uint32_t leftRecordChannel, uint32 t rightRecordChannel)

codec set record channel.

- static status_t HAL_CODEC_SetPlay (void *handle, uint32_t playSource) codec set play source.
- static status_t HAL_CODEC_ModuleControl (void *handle, uint32_t cmd, uint32_t data) codec module control.

25.5.7.2 Function Documentation

25.5.7.2.1 status_t HAL_CODEC_WM8524_Init (void * handle, void * config)

Parameters

handle	codec handle.
config	codec configuration.

Returns

kStatus_Success is success, else initial failed.

25.5.7.2.2 status_t HAL_CODEC_WM8524_Deinit (void * handle)

Parameters

handle	codec handle.

Returns

kStatus_Success is success, else de-initial failed.

25.5.7.2.3 status_t HAL_CODEC_WM8524_SetFormat (void * handle, uint32_t mclk, uint32_t sampleRate, uint32 t bitWidth)

handle	codec handle.
mclk	master clock frequency in HZ.
sampleRate	sample rate in HZ.
bitWidth	bit width.

Returns

kStatus_Success is success, else configure failed.

25.5.7.2.4 status_t HAL_CODEC_WM8524_SetVolume (void * handle, uint32_t playChannel, uint32_t volume)

Parameters

handle	codec handle.
playChannel	audio codec play channel, can be a value or combine value of _codec_play_channel.
volume	volume value, support $0 \sim 100$, 0 is mute, 100 is the maximum volume value.

Returns

kStatus_Success is success, else configure failed.

25.5.7.2.5 status_t HAL_CODEC_WM8524_SetMute (void * handle, uint32_t playChannel, bool isMute)

Parameters

handle	codec handle.
playChannel	audio codec play channel, can be a value or combine value of _codec_play_channel.
isMute	true is mute, false is unmute.

Returns

kStatus_Success is success, else configure failed.

25.5.7.2.6 status_t HAL_CODEC_WM8524_SetPower (void * handle, uint32_t module, bool powerOn)

handle	codec handle.
module	audio codec module.
powerOn	true is power on, false is power down.

Returns

kStatus_Success is success, else configure failed.

25.5.7.2.7 status_t HAL_CODEC_WM8524_SetRecord (void * handle, uint32_t recordSource)

Parameters

handle	codec handle.
recordSource	audio codec record source, can be a value or combine value of _codec_record_source.

Returns

kStatus_Success is success, else configure failed.

25.5.7.2.8 status_t HAL_CODEC_WM8524_SetRecordChannel (void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel)

Parameters

handle	codec handle.
•	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
0	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

Returns

kStatus_Success is success, else configure failed.

25.5.7.2.9 status_t HAL_CODEC_WM8524_SetPlay (void * handle, uint32_t playSource)

handle	codec handle.
playSource	audio codec play source, can be a value or combine value of _codec_play_source.

Returns

kStatus_Success is success, else configure failed.

25.5.7.2.10 status_t HAL_CODEC_WM8524_ModuleControl (void * handle, uint32_t cmd, uint32_t data)

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

Parameters

handle	codec handle.
cmd	module control cmd, reference _codec_module_ctrl_cmd.
data	value to write, when cmd is kCODEC_ModuleRecordSourceChannel, the data should be a value combine of channel and source, please reference macro CODEC_MOD-ULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN), reference codec specific driver for detail configurations.

Returns

kStatus_Success is success, else configure failed.

25.5.7.2.11 static status_t HAL_CODEC_Init (void * handle, void * config) [inline], [static]

Parameters

handle	codec handle.
config	codec configuration.

Returns

kStatus_Success is success, else initial failed.

25.5.7.2.12 static status_t HAL_CODEC_Deinit (void * handle) [inline], [static]

handle	codec handle.
--------	---------------

Returns

kStatus_Success is success, else de-initial failed.

25.5.7.2.13 static status_t HAL_CODEC_SetFormat (void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth) [inline], [static]

Parameters

handle	codec handle.	
mclk	master clock frequency in HZ.	
sampleRate	sample rate in HZ.	
bitWidth	bit width.	

Returns

kStatus_Success is success, else configure failed.

25.5.7.2.14 static status_t HAL_CODEC_SetVolume (void * handle, uint32_t playChannel, uint32_t volume) [inline], [static]

Parameters

handle	handle codec handle.	
playChannel	audio codec play channel, can be a value or combine value of _codec_play_channel.	
volume	volume value, support $0 \sim 100$, 0 is mute, 100 is the maximum volume value.	

Returns

kStatus_Success is success, else configure failed.

25.5.7.2.15 static status_t HAL CODEC SetMute (void * handle, uint32 t playChannel, bool isMute) [inline], [static]

handle	handle codec handle.	
playChannel	audio codec play channel, can be a value or combine value of _codec_play_channel.	
isMute	true is mute, false is unmute.	

Returns

kStatus_Success is success, else configure failed.

25.5.7.2.16 status_t HAL_CODEC_SetPower (void * handle, uint32_t module, bool powerOn) [inline], [static]

Parameters

handle	codec handle.	
module	audio codec module.	
powerOn	true is power on, false is power down.	

Returns

kStatus_Success is success, else configure failed.

25.5.7.2.17 static status_t HAL_CODEC_SetRecord (void * handle, uint32_t recordSource) [inline], [static]

Parameters

handle	codec handle.
recordSource	audio codec record source, can be a value or combine value of _codec_record_source.

Returns

kStatus_Success is success, else configure failed.

25.5.7.2.18 static status_t HAL_CODEC_SetRecordChannel (void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel) [inline], [static]

handle	codec handle.
v	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

Returns

kStatus_Success is success, else configure failed.

25.5.7.2.19 static status_t HAL_CODEC_SetPlay (void * handle, uint32_t playSource) [inline], [static]

Parameters

handle	codec handle.
playSource	audio codec play source, can be a value or combine value of _codec_play_source.

Returns

kStatus_Success is success, else configure failed.

25.5.7.2.20 static status_t HAL_CODEC_ModuleControl (void * handle, uint32_t cmd, uint32_t data) [inline],[static]

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

Parameters

handle	codec handle.	
cmd	module control cmd, reference _codec_module_ctrl_cmd.	
data	value to write, when cmd is kCODEC_ModuleRecordSourceChannel, the data should be a value combine of channel and source, please reference macro CODEC_MOD-ULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN), reference codec specific driver for detail configurations.	

Returns

kStatus_Success is success, else configure failed.

Chapter 26 Serial Manager

26.1 Overview

This chapter describes the programming interface of the serial manager component.

The serial manager component provides a series of APIs to operate different serial port types. The port types it supports are UART, USB CDC and SWO.

Modules

- Serial Port SWO
- Serial Port Uart

Data Structures

- struct serial_manager_config_t
 - serial manager config structure More...
- struct serial_manager_callback_message_t

Callback message structure. More...

Macros

- #define SERIAL_MANAGER_NON_BLOCKING_MODE (1U)
 - Enable or disable serial manager non-blocking mode (1 enable, 0 disable)
- #define SERIAL_MANAGER_RING_BUFFER_FLOWCONTROL (0U)
 - *Enable or ring buffer flow control (1 enable, 0 disable)*
- #define SERIAL_PORT_TYPE_UART (0U)
 - Enable or disable uart port (1 enable, 0 disable)
- #define SERIAL_PORT_TYPE_UART_DMA (0U)
 - Enable or disable uart dma port (1 enable, 0 disable)
- #define SERIAL PORT TYPE USBCDC (0U)
 - Enable or disable USB CDC port (1 enable, 0 disable)
- #define SERIAL_PORT_TYPE_SWO (0U)
 - Enable or disable SWO port (1 enable, 0 disable)
- #define SERIAL_PORT_TYPE_VIRTUAL (0U)
 - Enable or disable USB CDC virtual port (1 enable, 0 disable)
- #define SERIAL_PORT_TYPE_RPMSG (0U)
 - Enable or disable rPMSG port (1 enable, 0 disable)
- #define SERIAL_PORT_TYPE_SPI_MASTER (0U)
 - Enable or disable SPI Master port (1 enable, 0 disable)
- #define SERIAL_PORT_TYPE_SPI_SLAVE (0U)
 - Enable or disable SPI Slave port (1 enable, 0 disable)
- #define SERIAL PORT TYPE BLE WU (0U)
 - Enable or disable BLE WU port (1 enable, 0 disable)
- #define SERIAL_MANAGER_TASK_HANDLE_TX (0U)

Enable or disable SerialManager Task() handle TX to prevent recursive calling.

• #define SERIAL_MANAGER_WRITE_TIME_DELAY_DEFAULT_VALUE (1U)

Set the default delay time in ms used by SerialManager_WriteTimeDelay().

#define SERIAL MANAGER_READ_TIME_DELAY_DEFAULT_VALUE (1U)

Set the default delay time in ms used by SerialManager ReadTimeDelay().

• #define SERIAL MANAGER TASK HANDLE RX AVAILABLE NOTIFY (0U)

Enable or disable SerialManager_Task() handle RX data available notify.

• #define SERIAL_MANAGER_WRITE_HANDLE_SIZE (44U)

Set serial manager write handle size.

• #define SERIAL_MANAGER_USE_COMMON_TASK (0U)

SERIAL_PORT_UART_HANDLE_SIZE/SERIAL_PORT_USB_CDC_HANDLE_SIZE + serial manager dedicated size.

• #define SERIAL_MANAGER_HANDLE_SIZE (SERIAL_MANAGER_HANDLE_SIZE_TEMP + 124U)

Definition of serial manager handle size.

• #define SERIAL_MANAGER_HANDLE_DEFINE(name) uint32_t name[((SERIAL_MANAGE-R_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]

Defines the serial manager handle.

• #define SERIAL_MANAGER_WRITE_HANDLE_DEFINE(name) uint32_t name[((SERIAL_M-ANAGER_WRITE_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]

Defines the serial manager write handle.

• #define SERIAL_MANAGER_READ_HANDLE_DEFINE(name) uint32_t name[((SERIAL_M-ANAGER_READ_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]

Defines the serial manager read handle.

• #define SERIAL_MANAGER_TASK_PRIORITY (2U)

Macro to set serial manager task priority.

• #define SERIAL_MANAĞER_TASK_STACK_SIZE (1000U)

Macro to set serial manager task stack size.

Typedefs

typedef void * serial handle t

The handle of the serial manager module.

• typedef void * serial write handle t

The write handle of the serial manager module.

typedef void * serial_read_handle_t

The read handle of the serial manager module.

• typedef void(* serial_manager_callback_t)(void *callbackParam, serial_manager_callback_- message_t *message, serial_manager_status_t status)

serial manager callback function

• typedef int32_t(* serial_manager_lowpower_critical_callback_t)(int32_t power_mode) serial manager Lowpower Critical callback function

Enumerations

```
enum serial_port_type_t {
  kSerialPort None = 0U.
 kSerialPort Uart = 1U,
 kSerialPort_UsbCdc,
 kSerialPort Swo.
 kSerialPort Virtual,
 kSerialPort_Rpmsg,
 kSerialPort UartDma.
 kSerialPort_SpiMaster,
 kSerialPort SpiSlave,
 kSerialPort BleWu }
    serial port type
enum serial_manager_type_t {
  kSerialManager NonBlocking = 0x0U,
 kSerialManager Blocking = 0x8F41U }
    serial manager type
enum serial_manager_status_t {
  kStatus SerialManager Success = kStatus Success,
 kStatus SerialManager Error = MAKE STATUS(kStatusGroup SERIALMANAGER, 1),
 kStatus_SerialManager_Busy = MAKE_STATUS(kStatusGroup_SERIALMANAGER, 2),
 kStatus_SerialManager_Notify = MAKE_STATUS(kStatusGroup_SERIALMANAGER, 3),
 kStatus SerialManager Canceled,
 kStatus SerialManager HandleConflict = MAKE STATUS(kStatusGroup SERIALMANAGER,
 kStatus SerialManager RingBufferOverflow.
 kStatus SerialManager NotConnected = MAKE STATUS(kStatusGroup SERIALMANAGER,
    serial manager error code
```

Functions

- serial_manager_status_t SerialManager_Init (serial_handle_t serialHandle, const serial_manager_config_t *config_t
 - *Initializes a serial manager module with the serial manager handle and the user configuration structure.*
- serial manager status t SerialManager Deinit (serial handle t serialHandle)

De-initializes the serial manager module instance.

- serial_manager_status_t SerialManager_OpenWriteHandle (serial_handle_t serialHandle, serial_write_handle_t writeHandle)
 - Opens a writing handle for the serial manager module.
- serial_manager_status_t SerialManager_CloseWriteHandle (serial_write_handle_t writeHandle) Closes a writing handle for the serial manager module.
- serial_manager_status_t SerialManager_OpenReadHandle (serial_handle_t serialHandle, serial_read_handle_t readHandle)
 - Opens a reading handle for the serial manager module.
- serial_manager_status_t SerialManager_CloseReadHandle (serial_read_handle_t readHandle) Closes a reading for the serial manager module.

• serial_manager_status_t SerialManager_WriteBlocking (serial_write_handle_t writeHandle, uint8-t *buffer, uint32 t length)

Transmits data with the blocking mode.

• serial_manager_status_t SerialManager_ReadBlocking (serial_read_handle_t readHandle, uint8_t *buffer, uint32_t length)

Reads data with the blocking mode.

• serial_manager_status_t SerialManager_WriteNonBlocking (serial_write_handle_t writeHandle, uint8_t *buffer, uint32_t length)

Transmits data with the non-blocking mode.

• serial_manager_status_t SerialManager_ReadNonBlocking (serial_read_handle_t readHandle, uint8_t *buffer, uint32_t length)

Reads data with the non-blocking mode.

• serial_manager_status_t SerialManager_TryRead (serial_read_handle_t readHandle, uint8_-t *buffer, uint32_t length, uint32_t *receivedLength)

Tries to read data.

• serial_manager_status_t SerialManager_CancelWriting (serial_write_handle_t writeHandle) Cancels unfinished send transmission.

• serial_manager_status_t SerialManager_CancelReading (serial_read_handle_t readHandle) Cancels unfinished receive transmission.

• serial_manager_status_t SerialManager_InstallTxCallback (serial_write_handle_t writeHandle, serial_manager_callback t_callback, void *callbackParam)

Installs a TX callback and callback parameter.

Installs a RX callback and callback parameter.

• static bool SerialManager needPollingIsr (void)

Check if need polling ISR.

• serial_manager_status_t SerialManager_EnterLowpower (serial_handle_t serialHandle)

Prepares to enter low power consumption.

- serial_manager_status_t SerialManager_ExitLowpower (serial_handle_t serialHandle)

 *Restores from low power consumption.
- void SerialManager_SetLowpowerCriticalCb (const serial_manager_lowpower_critical_CBs_t *pf-Callback)

This function performs initialization of the callbacks structure used to disable lowpower when serial manager is active.

26.2 Data Structure Documentation

26.2.1 struct serial manager config t

Data Fields

• uint8_t * ringBuffer

Ring buffer address, it is used to buffer data received by the hardware.

• uint32 t ringBufferSize

The size of the ring buffer.

serial_port_type_t type

Serial port type.

serial_manager_type_t blockType

Serial manager port type.

void * portConfig Serial port configuration.

Field Documentation

(1) uint8_t* serial_manager_config_t::ringBuffer

Besides, the memory space cannot be free during the lifetime of the serial manager module.

26.2.2 struct serial manager callback message t

Data Fields

- uint8 t * buffer Transferred buffer.
- uint32 t length Transferred data length.

26.3 **Macro Definition Documentation**

- 26.3.1 #define SERIAL MANAGER WRITE TIME DELAY DEFAULT VALUE (1U)
- 26.3.2 #define SERIAL MANAGER READ TIME DELAY DEFAULT VALUE (1U)
- #define SERIAL MANAGER USE COMMON TASK (0U) 26.3.3

Macro to determine whether use common task.

- 26.3.4 #define SERIAL MANAGER HANDLE SIZE (SERIAL MANAGER HANDLE -SIZE TEMP + 124U)
- 26.3.5 #define SERIAL MANAGER HANDLE DEFINE(name) uint32 t name[((SERIAL MANAGER HANDLE SIZE + sizeof(uint32 t) - 1U) / sizeof(uint32 t))]

This macro is used to define a 4 byte aligned serial manager handle. Then use "(serial handle t)name" to get the serial manager handle.

The macro should be global and could be optional. You could also define serial manager handle by yourself.

This is an example,

```
* SERIAL_MANAGER_HANDLE_DEFINE(serialManagerHandle);
```

name The name string of the serial manager handle.

26.3.6 #define SERIAL_MANAGER_WRITE_HANDLE_DEFINE(name) uint32_t name[((SERIAL_MANAGER_WRITE_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]

This macro is used to define a 4 byte aligned serial manager write handle. Then use "(serial_write_handle_t)name" to get the serial manager write handle.

The macro should be global and could be optional. You could also define serial manager write handle by yourself.

This is an example,

```
* SERIAL_MANAGER_WRITE_HANDLE_DEFINE (serialManagerwriteHandle);
```

Parameters

name The name string of the serial manager write handle.

26.3.7 #define SERIAL_MANAGER_READ_HANDLE_DEFINE(name) uint32_t name[((SERIAL_MANAGER_READ_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]

This macro is used to define a 4 byte aligned serial manager read handle. Then use "(serial_read_handle_t)name" to get the serial manager read handle.

The macro should be global and could be optional. You could also define serial manager read handle by yourself.

This is an example,

* SERIAL_MANAGER_READ_HANDLE_DEFINE(serialManagerReadHandle);

NXP Semiconductors

name	The name string of the serial manager read handle.
------	--

26.3.8 #define SERIAL MANAGER TASK PRIORITY (2U)

26.3.9 #define SERIAL MANAGER TASK STACK SIZE (1000U)

26.4 **Enumeration Type Documentation**

26.4.1 enum serial_port_type_t

Enumerator

kSerialPort_None Serial port is none.

kSerialPort_Uart Serial port UART.

kSerialPort_UsbCdc Serial port USB CDC.

kSerialPort_Swo Serial port SWO.

kSerialPort Virtual Serial port Virtual.

kSerialPort_Rpmsg Serial port RPMSG.

kSerialPort_UartDma Serial port UART DMA.

kSerialPort_SpiMaster Serial port SPIMASTER.

kSerialPort SpiSlave Serial port SPISLAVE.

kSerialPort_BleWu Serial port BLE WU.

26.4.2 enum serial_manager_type_t

Enumerator

kSerialManager_NonBlocking None blocking handle. **kSerialManager_Blocking** Blocking handle.

26.4.3 enum serial_manager_status_t

Enumerator

kStatus_SerialManager_Success Success.

kStatus SerialManager Error Failed.

kStatus_SerialManager_Busy Busy.

kStatus_SerialManager_Notify Ring buffer is not empty.

kStatus SerialManager Canceled the non-blocking request is canceled

kStatus_SerialManager_HandleConflict The handle is opened. kStatus_SerialManager_RingBufferOverflow The ring buffer is overflowed. kStatus_SerialManager_NotConnected The host is not connected.

26.5 Function Documentation

26.5.1 serial_manager_status_t SerialManager_Init (serial_handle_t serialHandle, const serial_manager_config_t * config)

This function configures the Serial Manager module with user-defined settings. The user can configure the configuration structure. The parameter serialHandle is a pointer to point to a memory space of size SERIA-L_MANAGER_HANDLE_SIZE allocated by the caller. The Serial Manager module supports three types of serial port, UART (includes UART, USART, LPSCI, LPUART, etc.), USB CDC and swo. Please refer to serial_port_type_t for serial port setting. These three types can be set by using serial_manager_config_t.

Example below shows how to use this API to configure the Serial Manager. For UART,

```
#define SERIAL_MANAGER_RING_BUFFER_SIZE (256U)
static SERIAL_MANAGER_HANDLE_DEFINE(s_serialHandle);
static uint8_t s_ringBuffer[SERIAL_MANAGER_RING_BUFFER_SIZE];
serial_manager_config_t config;
serial_port_uart_config_t uartConfig;
config.type = kSerialPort_Uart;
config.ringBuffer = &s_ringBuffer[0];
config.ringBufferSize = SERIAL_MANAGER_RING_BUFFER_SIZE;
uartConfig.instance = 0;
uartConfig.clockRate = 24000000;
uartConfig.baudRate = 115200;
uartConfig.parityMode = kSerialManager_UartParityDisabled;
uartConfig.stopBitCount = kSerialManager_UartOneStopBit;
uartConfig.enableRx = 1;
uartConfig.enableTx = 1;
uartConfig.enableRxRTS = 0;
uartConfig.enableTxCTS = 0;
config.portConfig = &uartConfig;
SerialManager_Init((serial_handle_t)s_serialHandle, &config);
```

For USB CDC,

```
#define SERIAL_MANAGER_RING_BUFFER_SIZE (256U)

* static SERIAL_MANAGER_HANDLE_DEFINE (s_serialHandle);

* static uint8_t s_ringBuffer[SERIAL_MANAGER_RING_BUFFER_SIZE];

* 
* serial_manager_config_t config;

* serial_port_usb_cdc_config_t usbCdcConfig;

* config.type = kSerialPort_UsbCdc;

* config.ringBuffer = &s_ringBuffer[0];

* config.ringBufferSize = SERIAL_MANAGER_RING_BUFFER_SIZE;

* usbCdcConfig.controllerIndex = kSerialManager_UsbControllerKhci0;

* config.portConfig = &usbCdcConfig;

* SerialManager_Init((serial_handle_t)s_serialHandle, &config);
```

serialHandle	Pointer to point to a memory space of size SERIAL_MANAGER_HANDLE_SIZ-
	E allocated by the caller. The handle should be 4 byte aligned, because unaligned
	access doesn't be supported on some devices. You can define the handle in the
	following two ways: SERIAL_MANAGER_HANDLE_DEFINE(serialHandle); or
	uint32_t serialHandle[((SERIAL_MANAGER_HANDLE_SIZE + sizeof(uint32_t) -
	1U) / sizeof(uint32_t))];
config	Pointer to user-defined configuration structure.

Return values

kStatus_SerialManager Error	An error occurred.
kStatus_SerialManager Success	The Serial Manager module initialization succeed.

serial manager_status_t SerialManager Deinit (serial handle_t 26.5.2 serialHandle)

This function de-initializes the serial manager module instance. If the opened writing or reading handle is not closed, the function will return kStatus_SerialManager_Busy.

Parameters

serialHandle	The serial manager module handle pointer.
--------------	---

Return values

kStatus_SerialManager Success	The serial manager de-initialization succeed.
kStatus_SerialManager Busy	Opened reading or writing handle is not closed.

26.5.3 serial_manager_status_t SerialManager OpenWriteHandle (serial_handle_t serialHandle, serial write handle t writeHandle)

This function Opens a writing handle for the serial manager module. If the serial manager needs to be used in different tasks, the task should open a dedicated write handle for itself by calling SerialManager-OpenWriteHandle. Since there can only one buffer for transmission for the writing handle at the same time, multiple writing handles need to be opened when the multiple transmission is needed for a task.

serialHandle	The serial manager module handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices.
writeHandle	The serial manager module writing handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: SERIAL_MANAGER_WRITE_HANDLE_DEFINE(writeHandle); or uint32_t writeHandle[((SERIAL_MANAGER_W-RITE_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];

Return values

kStatus_SerialManager Error	An error occurred.
kStatus_SerialManager HandleConflict	The writing handle was opened.
kStatus_SerialManager Success	The writing handle is opened.

Example below shows how to use this API to write data. For task 1,

```
static SERIAL_MANAGER_WRITE_HANDLE_DEFINE(s_serialWriteHandle1);
SerialManager_OpenWriteHandle((serial_handle_t)serialHandle
 , (serial_write_handle_t)s_serialWriteHandle1);
SerialManager_InstallTxCallback((
 serial_write_handle_t)s_serialWriteHandle1,
                           Task1_SerialManagerTxCallback,
                           s_serialWriteHandle1);
SerialManager_WriteNonBlocking((
 serial_write_handle_t)s_serialWriteHandle1,
                          s_nonBlockingWelcome1,
                          sizeof(s_nonBlockingWelcome1) - 1U);
```

For task 2,

```
static SERIAL_MANAGER_WRITE_HANDLE_DEFINE(s_serialWriteHandle2);
static uint8_t s_nonBlockingWelcome2[] = "This is non-blocking writing log for task2!\r";
SerialManager_OpenWriteHandle((serial_handle_t)serialHandle
 , (serial_write_handle_t)s_serialWriteHandle2);
{\tt SerialManager\_InstallTxCallback((()))}
 serial_write_handle_t)s_serialWriteHandle2,
                                  Task2_SerialManagerTxCallback,
                                  s_serialWriteHandle2);
SerialManager_WriteNonBlocking((
  serial_write_handle_t)s_serialWriteHandle2,
                                 s_nonBlockingWelcome2,
                                 sizeof(s_nonBlockingWelcome2) - 1U);
```

26.5.4 serial_manager_status_t SerialManager_CloseWriteHandle (serial_write_handle_t writeHandle)

This function Closes a writing handle for the serial manager module.

writeHandle	The serial manager module writing handle pointer.
-------------	---

Return values

kStatus_SerialManager	The writing handle is closed.
Success	

26.5.5 serial_manager_status_t SerialManager_OpenReadHandle (serial_handle_t serialHandle, serial_read_handle_t readHandle)

This function Opens a reading handle for the serial manager module. The reading handle can not be opened multiple at the same time. The error code kStatus_SerialManager_Busy would be returned when the previous reading handle is not closed. And there can only be one buffer for receiving for the reading handle at the same time.

Parameters

serialHandle	The serial manager module handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices.
readHandle	The serial manager module reading handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: SERIAL_MANAGER_READ_HAND-LE_DEFINE(readHandle); or uint32_t readHandle[((SERIAL_MANAGER_READ_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];

Return values

kStatus_SerialManager Error	An error occurred.
kStatus_SerialManager Success	The reading handle is opened.
kStatus_SerialManager Busy	Previous reading handle is not closed.

Example below shows how to use this API to read data.

26.5.6 serial_manager_status_t SerialManager_CloseReadHandle (serial_read_handle_t readHandle)

This function Closes a reading for the serial manager module.

Parameters

readHandle	The serial manager module reading handle pointer.
------------	---

Return values

```
kStatus_SerialManager_-
Success

The reading handle is closed.
```

26.5.7 serial_manager_status_t SerialManager_WriteBlocking (serial-_write_handle_t writeHandle, uint8_t * buffer, uint32_t length)

This is a blocking function, which polls the sending queue, waits for the sending queue to be empty. This function sends data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for transmission for the writing handle at the same time.

Note

The function SerialManager_WriteBlocking and the function SerialManager_WriteNonBlocking cannot be used at the same time. And, the function SerialManager_CancelWriting cannot be used to abort the transmission of this function.

Parameters

writeHandle	The serial manager module handle pointer.
-------------	---

Function Documentation

buffer	Start address of the data to write.
length	Length of the data to write.

Return values

kStatus_SerialManager Success	Successfully sent all data.
kStatus_SerialManager Busy	Previous transmission still not finished; data not all sent yet.
kStatus_SerialManager Error	An error occurred.

serial_manager_status_t SerialManager ReadBlocking (serial-_read_handle_t readHandle, uint8_t * buffer, uint32_t length

This is a blocking function, which polls the receiving buffer, waits for the receiving buffer to be full. This function receives data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for receiving for the reading handle at the same time.

Note

The function SerialManager_ReadBlocking and the function SerialManager_ReadNonBlocking cannot be used at the same time. And, the function SerialManager_CancelReading cannot be used to abort the transmission of this function.

Parameters

readHandle	The serial manager module handle pointer.
buffer	Start address of the data to store the received data.
length	The length of the data to be received.

Return values

kStatus_SerialManager	Successfully received all data.
Success	

Function Documentation

kStatus_SerialManager Busy	Previous transmission still not finished; data not all received yet.
kStatus_SerialManager Error	An error occurred.

This is a non-blocking function, which returns directly without waiting for all data to be sent. When all data is sent, the module notifies the upper layer through a TX callback function and passes the status parameter kStatus_SerialManager_Success. This function sends data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for transmission for the writing handle at the same time.

Note

The function SerialManager_WriteBlocking and the function SerialManager_WriteNonBlocking cannot be used at the same time. And, the TX callback is mandatory before the function could be used.

Parameters

writeHandle	The serial manager module handle pointer.
buffer	Start address of the data to write.
length	Length of the data to write.

Return values

kStatus_SerialManager	Successfully sent all data.
Success	
	Previous transmission still not finished; data not all sent yet.
Busy	
kStatus_SerialManager	An error occurred.
Error	

This is a non-blocking function, which returns directly without waiting for all data to be received. When all data is received, the module driver notifies the upper layer through a RX callback function and passes the

status parameter kStatus_SerialManager_Success. This function receives data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for receiving for the reading handle at the same time.

Note

The function SerialManager_ReadBlocking and the function SerialManager_ReadNonBlocking cannot be used at the same time. And, the RX callback is mandatory before the function could be used.

Parameters

readHandle	The serial manager module handle pointer.
buffer	Start address of the data to store the received data.
length	The length of the data to be received.

Return values

kStatus_SerialManager Success	Successfully received all data.
kStatus_SerialManager Busy	Previous transmission still not finished; data not all received yet.
kStatus_SerialManager Error	An error occurred.

26.5.11 serial_manager_status_t SerialManager_TryRead (serial_read_handle_t readHandle, uint8_t * buffer, uint32_t length, uint32_t * receivedLength)

The function tries to read data from internal ring buffer. If the ring buffer is not empty, the data will be copied from ring buffer to up layer buffer. The copied length is the minimum of the ring buffer and up layer length. After the data is copied, the actual data length is passed by the parameter length. And There can only one buffer for receiving for the reading handle at the same time.

Parameters

readHandle	The serial manager module handle pointer.
buffer	Start address of the data to store the received data.
length	The length of the data to be received.
receivedLength	Length received from the ring buffer directly.

Return values

kStatus_SerialManager Success	Successfully received all data.
kStatus_SerialManager Busy	Previous transmission still not finished; data not all received yet.
kStatus_SerialManager Error	An error occurred.

26.5.12 serial_manager_status_t SerialManager CancelWriting (serial write handle t writeHandle)

The function cancels unfinished send transmission. When the transfer is canceled, the module notifies the upper layer through a TX callback function and passes the status parameter kStatus_SerialManager_-Canceled.

Note

The function SerialManager_CancelWriting cannot be used to abort the transmission of the function SerialManager_WriteBlocking.

Parameters

writeHandle	The serial manager module handle pointer.
-------------	---

Return values

kStatus_SerialManager Success	Get successfully abort the sending.
kStatus_SerialManager Error	An error occurred.

26.5.13 serial_manager_status_t SerialManager_CancelReading (serial_read_handle_t readHandle)

The function cancels unfinished receive transmission. When the transfer is canceled, the module notifies the upper layer through a RX callback function and passes the status parameter kStatus_SerialManager_-Canceled.

Note

The function SerialManager_CancelReading cannot be used to abort the transmission of the function SerialManager_ReadBlocking.

Parameters

readHandle	The serial manager module handle pointer.
------------	---

Return values

kStatus_SerialManager Success	Get successfully abort the receiving.
kStatus_SerialManager Error	An error occurred.

This function is used to install the TX callback and callback parameter for the serial manager module. When any status of TX transmission changed, the driver will notify the upper layer by the installed callback function. And the status is also passed as status parameter when the callback is called.

Parameters

writeHandle	The serial manager module handle pointer.
callback	The callback function.
callbackParam	The parameter of the callback function.

Return values

kStatus_SerialManager	Successfully install the callback.
Success	

This function is used to install the RX callback and callback parameter for the serial manager module. When any status of RX transmission changed, the driver will notify the upper layer by the installed callback



unction. And the status is also passed as status parameter when the callback is called.	

readHandle	The serial manager module handle pointer.
callback	The callback function.
callbackParam	The parameter of the callback function.

Return values

kStatus_SerialManager	Successfully install the callback.
Success	

26.5.16 static bool SerialManager needPollingIsr (void) [inline], [static]

This function is used to check if need polling ISR.

Return values

TRUE if need polling.	
-----------------------	--

26.5.17 serial_manager_status_t SerialManager EnterLowpower (serial_handle_t serialHandle)

This function is used to prepare to enter low power consumption.

Parameters

serialHandle	The serial manager module handle pointer.
--------------	---

Return values

kStatus_SerialManager	Successful operation.
Success	

26.5.18 serial_manager_status_t SerialManager ExitLowpower (serial_handle_t serialHandle)

This function is used to restore from low power consumption.

Function Documentation

Parameters

serialHandle The serial manager module handle pointer.	serialHandle
--	--------------

Return values

kStatus_SerialManager	Successful operation.
Success	

26.5.19 void SerialManager_SetLowpowerCriticalCb (const serial_manager_lowpower_critical_CBs_t * pfCallback)

Parameters

pfCallback Poi	ointer to the function structure used to allow/disable lowpower.
------------------	--

26.6 Serial Port Uart

26.6.1 Overview

Macros

- #define SERIAL_PORT_UART_DMA_RECEIVE_DATA_LENGTH (64U) serial port uart handle size
- #define SERIAL_USE_CONFIGURE_STRUCTURE (0U)

 Enable or disable the configure structure pointer.

Enumerations

```
    enum serial_port_uart_parity_mode_t {
        kSerialManager_UartParityDisabled = 0x0U,
        kSerialManager_UartParityEven = 0x2U,
        kSerialManager_UartParityOdd = 0x3U }
        serial port uart parity mode
        enum serial_port_uart_stop_bit_count_t {
        kSerialManager_UartOneStopBit = 0U,
        kSerialManager_UartTwoStopBit = 1U }
        serial port uart stop bit count
```

26.6.2 Enumeration Type Documentation

26.6.2.1 enum serial_port_uart_parity_mode_t

Enumerator

```
kSerialManager_UartParityDisabled Parity disabled.kSerialManager_UartParityEven Parity even enabled.kSerialManager_UartParityOdd Parity odd enabled.
```

26.6.2.2 enum serial_port_uart_stop_bit_count_t

Enumerator

```
kSerialManager_UartOneStopBit One stop bit.
kSerialManager UartTwoStopBit Two stop bits.
```

26.7 **Serial Port SWO**

26.7.1 Overview

Data Structures

• struct serial_port_swo_config_t serial port swo config struct More...

Macros

• #define SERIAL_PORT_SWO_HANDLE_SIZE (12U) serial port swo handle size

Enumerations

enum serial_port_swo_protocol_t { kSerialManager_SwoProtocolManchester = 1U, kSerialManager_SwoProtocolNrz = 2U } serial port swo protocol

26.7.2 Data Structure Documentation

26.7.2.1 struct serial port_swo_config_t

Data Fields

- uint32 t clockRate clock rate
- uint32 t baudRate

baud rate

• uint32_t port

Port used to transfer data.

 serial_port_swo_protocol_t protocol SWO protocol.

26.7.3 Enumeration Type Documentation

26.7.3.1 enum serial_port_swo_protocol_t

Enumerator

kSerialManager_SwoProtocolManchester SWO Manchester protocol. *kSerialManager_SwoProtocolNrz* SWO UART/NRZ protocol.

Chapter 27

Enet_cmsis_driver

This section describes the programming interface of the ENET Cortex Microcontroller Software Interface Standard (CMSIS) driver. This driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage methord see http://www.keil.-com/pack/doc/cmsis/Driver/html/index.html.

The ENET CMSIS driver includes transactional APIs.

Transactional APIs are transaction target high-level APIs. The transactional APIs can be used to enable the peripheral quickly and also in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code accessing the hardware registers.

27.1 Typical use case

```
void ENET_SignalEvent_t(uint32_t event)
    if (event == ARM_ETH_MAC_EVENT_RX_FRAME)
        uint32_t size;
        uint32_t len;
        /* Get the Frame size */
        size = EXAMPLE_ENET.GetRxFrameSize();
        /\star Call ENET_ReadFrame when there is a received frame. \star/
            /\star Received valid frame. Deliver the rx buffer with the size equal to length. \star/
            uint8_t *data = (uint8_t *)malloc(size);
                 len = EXAMPLE_ENET.ReadFrame(data, size);
                 if (size == len)
                     /\star Increase the received frame numbers. \star/
                     if (g_rxIndex < ENET_EXAMPLE_LOOP_COUNT)</pre>
                     {
                         g_rxIndex++;
                 free (data);
       (event == ARM_ETH_MAC_EVENT_TX_FRAME)
        q_testTxNum ++;
    /* Initialize the ENET module. */
    EXAMPLE_ENET.Initialize(ENET_SignalEvent_t);
```

```
EXAMPLE_ENET.PowerControl(ARM_POWER_FULL);
EXAMPLE_ENET.SetMacAddress((ARM_ETH_MAC_ADDR *)g_macAddr);
EXAMPLE_ENET.Control(ARM_ETH_MAC_CONFIGURE, linkInfo.speed << ARM_ETH_MAC_SPEED_Pos |
             linkInfo.duplex << ARM_ETH_MAC_DUPLEX_Pos | ARM_ETH_MAC_ADDRESS_BROADCAST);</pre>
EXAMPLE_ENET_PHY.PowerControl(ARM_POWER_FULL);
EXAMPLE_ENET_PHY.SetMode(ARM_ETH_PHY_AUTO_NEGOTIATE);
 EXAMPLE_ENET.Control(ARM_ETH_MAC_CONTROL_RX, 1);
EXAMPLE_ENET.Control(ARM_ETH_MAC_CONTROL_TX, 1);
if (EXAMPLE_ENET_PHY.GetLinkState() == ARM_ETH_LINK_UP)
    linkInfo = EXAMPLE_ENET_PHY.GetLinkInfo();
}
else
    PRINTF("\r Link down, please check the cable connection and link partner setting.\r");
/* Build broadcast for sending. */
ENET_BuildBroadCastFrame();
while (1)
    /\star Check the total number of received number. \star/
    if (g_rxCheckIdx != g_rxIndex)
        PRINTF("The %d frame has been successfuly received!\r\n", q_rxIndex);
        g_rxCheckIdx = g_rxIndex;
    if ( g_testTxNum && (g_txCheckIdx != g_testTxNum))
        g_txCheckIdx = g_testTxNum;
        PRINTF("The %d frame transmitted success!\r\n", g_txCheckIdx);
    /* Get the Frame size */
    if (txnumber < ENET_EXAMPLE_LOOP_COUNT)</pre>
        txnumber ++;
        /\star Send a multicast frame when the PHY is link up. \star/
        if (EXAMPLE_ENET.SendFrame(&g_frame[0], ENET_DATA_LENGTH, ARM_ETH_MAC_TX_FRAME_EVENT) ==
  ARM_DRIVER_OK)
        {
            for (uint32_t count = 0; count < 0x3FF; count++)</pre>
                  _ASM("nop");
        }
        else
            PRINTF(" \r\nTransmit frame failed!\r\n");
     }
}
```

27.1.1 CODEC Adapter

27.1.1.1 Overview

Enumerations

```
• enum {
 kCODEC_WM8904,
 kCODEC_WM8960,
 kCODEC_WM8524,
 kCODEC_SGTL5000,
 kCODEC_DA7212,
 kCODEC_CS42888,
 kCODEC_CS42448,
 kCODEC_AK4497,
 kCODEC_AK4458,
 kCODEC_TFA9XXX,
 kCODEC_TFA9896,
 kCODEC_WM8962 }
   codec type
```

27.1.1.2 Enumeration Type Documentation

27.1.1.2.1 anonymous enum

Enumerator

```
kCODEC_WM8904 wm8904
kCODEC_WM8960 wm8960
kCODEC_WM8524 wm8524
kCODEC_SGTL5000 sgtl5000
kCODEC DA7212 da7212
kCODEC_CS42888 CS42888.
kCODEC_CS42448 CS42448.
kCODEC AK4497 AK4497.
kCODEC_AK4458 ak4458
kCODEC_TFA9XXX tfa9xxx
kCODEC_TFA9896 tfa9896
kCODEC_WM8962 wm8962
```

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.-com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, Kinetis, Processor Expert, and Tower are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, Cortex, Keil, Mbed, Mbed Enabled, and Vision are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. © 2021 NXP B.V.

