

ac_controller Project Status (07/16/2022 - 00:51:24)			
<b>Project File:</b>	HW6_99109393.xise	<b>Parser Errors:</b>	No Errors
<b>Module Name:</b>	ac_controller	<b>Implementation State:</b>	Synthesized
<b>Target Device:</b>	xc3s50-5pq208	• <b>Errors:</b>	No Errors
<b>Product Version:</b>	ISE 14.7	• <b>Warnings:</b>	<a href="#">14 Warnings (12 new)</a>
<b>Design Goal:</b>	Balanced	• <b>Routing Results:</b>	
<b>Design Strategy:</b>	<a href="#">Xilinx Default (unlocked)</a>	• <b>Timing Constraints:</b>	
<b>Environment:</b>	<a href="#">System Settings</a>	• <b>Final Timing Score:</b>	

Device Utilization Summary (estimated values)				<a href="#">[-]</a>
Logic Utilization	Used	Available	Utilization	
Number of Slices	1137	768	148%	
Number of Slice Flip Flops	75	1536	4%	
Number of 4 input LUTs	2083	1536	135%	
Number of bonded IOBs	42	124	33%	
Number of GCLKs	1	8	12%	

Detailed Reports						<a href="#">[-]</a>
Report Name	Status	Generated	Errors	Warnings	Infos	
<a href="#">Synthesis Report</a>	Current	Sat Jul 16 00:51:22 2022	0	<a href="#">14 Warnings (12 new)</a>	0	
Translation Report						
Map Report						
Place and Route Report						
Power Report						
Post-PAR Static Timing Report						
Bitgen Report						

Secondary Reports			<a href="#">[-]</a>
Report Name	Status	Generated	
<a href="#">ISIM Simulator Log</a>	Out of Date	Sat Jul 16 00:47:18 2022	

**Date Generated:** 07/16/2022 - 00:51:24