


In the name of God



علیرضا کاویان

Alireza Kavian

استاد مسعود ده یادگاری

Professor Deh Yadegari

پروژه ی طراحی پردازنده

Cpu design project

طراحی مولتی سیکل با وی ای ال

Multi cycle design with VHDL

توضیحات، کد، شبیه سازی، دیاگرام موج زمانی

Explanation, Code, Simulation, time wave


#CPU

#Designing


#MultiCycle


#MidTerm2

#ComputerArchitecture




#DataPath






Instruction Set Architecture

Instruction Mnemonic and Definition		Bits 7:4	RTL Notation
Address Instruction			
LDA	Load Addressed	000	$Ac_i \leftarrow \text{(Address)}$
STA	Store Addressed	001	$\text{(Address)} \leftarrow Ac_i$
ADA	Add Addressed	010	$Ac_i \leftarrow Ac_i + \text{(Address)} + C$
ANA	AND Addressed	011	$Ac_i \leftarrow Ac_i \& \text{(Address)}$
Accumulator Instruction			
MVR	Move Registers	1000	$Ac_i \leftarrow Ac_j$
ADR	Add Registers	1001	$Ac_i \leftarrow Ac_i + Ac_j + C$
ANR	AND Registers	1010	$Ac_i \leftarrow Ac_i \& Ac_j$
ORR	OR Registers	1011	$Ac_i \leftarrow Ac_i Ac_j$
Addressed Jump			
JMP	Jump Addressed	110	$PC \leftarrow \text{(Address)} \text{ based on flags and DI}$
LDI Instruction			
LDI	Load Direction	111	$DI \leftarrow IR[4:0]$





#Hierarchy

ابتدا برای هر باکس در datapath یک فایل جداگانه ی vhdl تعریف کردم؛ سپس همه ی آنها را در فایل **DataPath.vhd** به هم وصل کردم.

برای این پروژه نیاز به کنترل داریم ، که من از روش micro programming استفاده کردم و بدین منظور یک فایل **Controller.vhd** نیز تعریف کردم که در آن ، کامپوننت ها متناظر به هم وصل شده اند. در انتها یک فایل **Main.vhd** ایجاد کرده و فایل های **DataPath.vhd** و **Controller.vhd** به هم map شده اند!


At first, we initialize a separate file for each module (component) in the datapath.

Then we connect all of them in file: **DataPath.vhd**.

For this Project, we'll need a controller I have used micro programming controller and I initialized a file (**Controller.vhd**) and the corresponding needed components is connected to each other.

At the end, I've created a top module named: **Main.vhd** and two last components are connected in it. I mean **DataPath.vhd** and **Controller.vhd**

#MicroProcessing



برای ساخت کنترلر بایستی از یک حافظه ی اضافی
برای ذخیره ی بیت های کنترلی استفاده شود. و
همچنین از چند Rom کمکی استفاده میکنیم تا
شماره خطی باید پردازش شود را به دست دهد!

To create a controller, we should use
another memory to save the controlling
bits.

And so we use two ROMs to help us for
finding the current line (row) on the
controller memory.

#Rom1

#Rom2

#ControlMemory contents

op code	Name	Rom Content
1000	Accum.	2
1001		3
1010	R-type	4
1011		5
111	LDI	6
110	JMP	7
000	Load Store	7
001		10
010		7
011		7


ROM₁


opcode	Name	Rom Content
110	JMP	8
000	LDA	9
010	ADA	11
011	ANA	12


ROM₂


	Read	Write	Read	Write	Read	Write	Read	Write	Read	Write	Read	Write	Read	Write	Read	Write
IF 0	0	1	0	0	0	1	0	x	x	x	0	x	x	0	11	0
FD 1	x	0	0	x	0	0	1	x	x	x	0	x	x	0	01	0
MVE 2	x	0	0	x	0	0	0	1	1	0	1	0	000	0	00	0
ADR 3	x	0	0	x	0	0	0	1	1	0	1	0	010	0	00	1
ANR 4	//	//	//				...					//	100	0	00	1
ORR 5	//	//	//										101	0	00	1
LOI 6	x	0	0	x	0	0	0	x	x	x	0	x	x	1	00	0
STI 7	x	0	0	1	0	0	0	x	x	x	0	x	x	0	00	0
STP 8	1	0	1	x	0	0	0	x	0	1	1	x	x	0	00	0
LDA 9	0	1	0	x	0	0	0	x	x	x	0	x	x	0	00	0
STL 10	0	1	0	1	1	0	0	x	x	x	0	x	x	0	00	0
ADA 11	0	1	0	x	0	0	0	0	0	0	1	1	001	0	00	1
ANA 12	0	1	0	x	0	0	0	0	0	0	1	1	100	0	00	1


#Main Module
#schematic
#components














Main (RTL1)







Warnings

WARNING:Xst:646 - Signal <overflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.

WARNING:Xst:646 - Signal <instr1<7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.

WARNING:Xst:646 - Signal <DIout<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.

WARNING:Xst:646 - Signal <CZNout<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.

WARNING:Xst:2677 - Node <instr_5> of sequential type is unconnected in block <IR1>.

WARNING:Xst:2677 - Node <instr_6> of sequential type is unconnected in block <IR1>.

WARNING:Xst:2677 - Node <instr_7> of sequential type is unconnected in block <IR1>.

WARNING:Xst:2677 - Node <Dout_0> of sequential type is unconnected in block <myDI>.

WARNING:Xst:2677 - Node <CZNout_0> of sequential type is unconnected in block <myCZN>.

WARNING:Xst:2677 - Node <CZNout_1> of sequential type is unconnected in block <myCZN>.

WARNING:Xst:2677 - Node <IR1/instr_7> of sequential type is unconnected in block <DataPath>.

WARNING:Xst:2677 - Node <IR1/instr_6> of sequential type is unconnected in block <DataPath>.

WARNING:Xst:2677 - Node <IR1/instr_5> of sequential type is unconnected in block <DataPath>.

WARNING:Xst:2677 - Node <myDI/Dout_0> of sequential type is unconnected in block <DataPath>.

WARNING:Xst:2677 - Node <myCZN/CZNout_1> of sequential type is unconnected in block <DataPath>.

WARNING:Xst:2677 - Node <myCZN/CZNout_0> of sequential type is unconnected in block <DataPath>.

Synthesize Warnings!
With NO Errors
Not so important!

#TestBench

#Waves

#memory

Initialization

در مرحله ی آخر ، یک تست بنچ نوشتم که درستی کارکرد ماژول هارو بررسی کنم!

ابتدا در مموری اصلی با توجه نوع دستورات تعریف شده، چند instruction را به عنوان مقدار های اولیه ی چند خونه از مموری تعریف

کردم که هر کدام 8 بیت است! سپس با توجه به موج زمانی، مقادیر رجیستر ها و مموری را بررسی کردم که به **درستی** عمل میکرد..

اگر دستورات را در نظر بگیریم ، رجیستر شماره ی 3 (آخری) پس از چندی لود و استور شدن ، باید مقدار 9 (1001) را بگیرد؛ با trace


کردن کد میتوان به درستی آن پی برد!

At the last stage, I wrote a testbench for hot module validation.

In the main memory, we initialized some instructions in some first rows in which each one is 8bits.

At last, I traced the wave form to validate the tasks.

```
38 = signal ram : ram_type := (0 => "10000000", --(arithmetic opcode:4)(Aci:2)->(Aci:2); //overall 8bits
39 1 => "10000100",
40 2 => "10010100",
41 3 => "10110100",
42 4 => "10000011",
43 5 => "11111000",
44
45 6 => "00100000", --instr. STA (store addressed)
46 7 => "00001111",
47
48 8 => "01000000", --instr. ADA (add addressed)
49 9 => "00001111",
50
51 10 => "11000000", --instr. JMP ( here : jump to mem(8) )
52 11 => "00001100",
53
54 12 => "00001000", --for jumping to this address (here : pc[12:8]&"00001000")
55
56 others => "10000000"
57 );
```

For more information
Contact with

ALIREZA KAVIAN