# كزمايسكاه مدار منطقر

ئو يسنده:

علير ضا طباطبائيان(9723052)



Amirkabir University of Technology (Tehran Polytechnic)







THE PRESENT IS THEIRS, THE FUTURE, FOR



WHICH I REALLY WORK, IS MINE.

### تمرین ۱:

برای تقسیم کلاک بصورت نرم افزاری باید یک شمارنده حساس به لبه بالا ساخت که هر n کلاک یکبار مقدار ۰ و ۱ را به هم تبدیل کند(توسط گیت not)

این روش برای تقسیم به اعداد زوج به راحتی قابل استفاده است اما برای اعداد فرد باید از یک ترفند استفاده کرد که این ترفند نیازمند استفاده از لبه پایین رونده کلاک نیز میباشد.

```
entity clk div 5711 is
 iew: 

ie
                                                                                                                                        33
                                                                                                                                                                   Port ( clk : in STD LOGIC;
                                                                                                                                        34
                                                                                                                                                                                           outl : out
 Hierarchy
                                                                                                                                        35
                                                                                                                                                                                           out2 : out
intro1 xc3s400-5pq208
                                                                                                                                                                                                                                   STD_LOGIC;


    **S4400-5pq208
    **FOURADDERCLA - Behavioral (FOUF)
    **FOUR_BIT_ADDER_DELAY - Behavior
    **choice - Behavioral (choice.vhd)
    **Language - Clk_div_5711 - Behavioral (clk_div_5711 - Behavioral)

                                                                                                                                        37
                                                                                                                                                                                          out4 : out
                                                                                                                                                                                            out5 : out
                                                                                                                                        38
                                                                                                                                        39
                                                                                                                                                    end clk_div_5711;
                                                                                                                                        40
                                                                                                                    s
                                                                                                                                                    architecture Behavioral of clk_div_5711 is
                       comparator_if - Behavioral (compara
comparator - Behavioral (comparato
                                                                                                                                        42
                                                                                                                                                    signal w1, w2, w3, w4, w5 : std logic :='0';
                                                                                                                    %
                        count09and90 - Behavioral (coun0-9
                                                                                                                    %
                                                                                                                                        44
                       dec2to4bymulti4to1 - Behavioral (de
                                                                                                                    *
                                                                                                                                        45
                         dec4to16 - Behavioral (dec4to16.vhd
                                                                                                                                        46
                                                                                                                                                      variable countlr,count2r,count3r,count1f,count2f,count3f,count4,count5 : integer := 0;
                       dec4to2 - Behavioral (dec4to2.vhd)
                                                                                                                    (
                                                                                                                                        47
                                                                                                                                                   begin
                                                                                                                                                                if rising_edge(clk) then
                                                                                                                    9
                                                                                                                                        49
                                                                                                                                        51
                                                                                                                                                                           count2r := count2r + 1:
 rocesses: clk div 5711 - Behavioral
                                                                                                                                                                           count3r := count3r + 1;
                                                                                                                                        52
                      Design Summary/Reports
                                                                                                                                                                           count4 := count4 + 1;
                      Design Utilities
                                                                                                                                                                           count5 := count5 + 1;
                                                                                                                                        54
                      User Constraints
 Synthesize - XST
                                                                                                                                                                          if countlr = 3 then
                                                                                                                                        56
                               View RTL Schematic
                                View Technology Schematic
                                                                                                                                        58
                                                                                                                                                                                    countlr := 0;
                                                                                                                                                                                    countlf := 0;
                                                                                                                                        59
                             Generate Post-Synthesis Simulati..
                                                                                                                                        60
                                                                                                                                                                                    outl <= wl;
                       Implement Design
                                                                                                                                        61
                                                                                                                                                                           end if;
                      Generate Programming File
                       Configure Target Device
                                                                                                                                        63
                                                                                                                                                                           if count2r = 4 then
                       Analyze Design Using ChipScope
                                                                                                                                        64
                                                                                                                                                                                    count2r := 0;
```

```
63 if count2r = 4 then
 64
           w2 <= not w2;
           count2r := 0;
 65
 66
          count2f := 0;
           out2 <= w2;
 67
 68
        end if;
 69
 70
        if count3r = 6 then
           w3 <= not w3;
 71
           count3r := 0;
 72
           count3f := 0;
 73
           out3 <= w3;
 74
 75
        end if:
 76
        if count4 = 8 then
 77
 78
           w4 <= not w4;
           count4 := 0;
 79
           out4 <= w4;
 80
        end if:
 81
 82
 83
        if count5 = 13 then
 84
           w5 <= not w5;
           count5 := 0;
 85
           out5 <= w5;
 86
        end if;
 87
 88
 89
      elsif falling edge(clk) then
 90
        countlf := countlf + 1;
 91
        count2f := count2f + 1;
 92
         count3f := count3f + 1;
 93
 94
        if countlf = 3 then
95
96
         wl <= not wl;
.
```

```
88
       elsif falling edge(clk) then
 90
 91
          countlf := countlf + 1;
          count2f := count2f + 1;
 92
          count3f := count3f + 1;
 93
 94
           if countlf = 3 then
 95
             w1 <= not w1;
 96
             countlf := 0;
 97
             countlr := 0;
 98
             outl <= wl;
 99
100
          end if;
 101
 102
           if count2f = 4 then
             w2 <= not w2;
103
             count2f := 0;
104
             count2r := 0;
 105
             out2 <= w2;
106
107
          end if;
 108
           if count3f = 6 then
 109
             w3 <= not w3;
110
111
             count3f := 0;
             count3r := 0;
 112
 113
             out3 <= w3;
          end if;
114
115
       end if;
 116
117 end process;
118
119 end Behavioral;
 120
121
```


## تست بنچ(که البته چیز خاصی در آن نیاز نبود بنویسیم):



### نتايج:



## با کمی زوم بک:



## تمرین ۲:

برای حالت mode دار از همان کد قبلی استفاده میکنیم با این تفاوت که فقط یک خروجی داریم و قبل از هر اتصال sig به خروجی یک if قرار میدهیم.

```
View: 

Implementation 

Simulation
                                                                32 entity clk div mod is
                                                                            Port (clk: in STD_LOGIC;
mode: in STD_LOGIC_VECTOR(2 downto 0);
outl: out STD_LOGIC);
                                                                33
Hierarchy
intro1 xc3s400-5pq208
                                                                35
   Casa-400-5pq.208


FOURADDERCLA - Behavioral (FOUF
FOUR BIT ADDER DELAY - Behavior
choice - Behavioral (choice.vhd)
clk_div_5711 - Behavioral (clk_div_571
clk_div_mod - Behavioral (clk_div_571
comparator_if - Behavioral (comparator_ount) - Behavioral (comparator_ount) - Behavioral (comparator_behavioral (count))
dec2to4bymulti4to1 - Behavioral (de_div_571)
dec4to16 - Behavioral (dec4to16.vhd)
                                                                36 end clk_div_mod;
                                                                37
                                                                38 architecture Behavioral of clk_div_mod is
                                                                39
                                                                      signal w1,w2,w3,w4,w5 : std_logic :='0';
                                                                      begin
                                                                40
                                                                42
                                                                      variable countly, count2r, count3r, count1f, count2f, count3f, count4, count5 : integer := 0;
                                                       %
                                                                      begin
                                                                43
                                                       %
                                                                44
                                                                           if rising_edge(clk) then
                                                                45
            dec4to16 - Behavioral (dec4to16.vhd
                                                      (
                                                                               countlr := countlr + 1;
count2r := count2r + 1;
             > D-L-:::--1/1--4--7:L-J
                                                      0
                                                                47
                                                                                count3r := count3r + 1;
No Processes Running
                                                                49
                                                                                count4 := count4 + 1;
                                                                                count5 := count5 + 1;
                                                                50
Processes: clk_div_mod - Behavioral
Design Summary/Reports
                                                                               if countlr = 3 then
                                                                52
           Design Utilities
                                                                53
                                                                                     w1 <= not w1;
          User Constraints
                                                                54
                                                                                     countlr := 0;
           Synthesize - XST
                                                                                     countlf := 0;
                                                                55
       View RTL Sche
View Technolo
Check Syntax
              View RTL Schematic
                                                                                    if mode = "000" then
              View Technology Schematic
                                                                                        outl <= wl;
                                                                57
                                                                                     end if;
              Generate Post-Synthesis Simulati...
                                                                59
                                                                               end if:
           Implement Design
                                                                60
           Generate Programming File
                                                                               if count2r = 4 then
           Configure Target Device
                                                                                    w2 <= not w2;
                                                                62
           Analyze Design Using ChipScope
                                                                                     count2r := 0;
                                                                                     count2f := 0;
```

```
if count2r = 4 then
61
            w2 <= not w2;
62
            count2r := 0;
63
            count2f := 0;
64
            if mode = "001" then
65
              out1 <= w2;
66
            end if;
67
         end if:
68
69
70
         if count3r = 6 then
            w3 <= not w3;
71
            count3r := 0;
72
            count3f := 0;
73
74
            if mode = "010" then
75
               outl <= w3;
            end if;
76
         end if;
77
78
         if count4 = 8 then
79
           w4 <= not w4;
80
            count4 := 0;
81
            if mode = "011" then
82
               outl <= w4;
83
84
            end if;
85
         end if;
86
         if count5 = 13 then
87
88
            w5 <= not w5;
            count5 := 0;
89
90
            if mode = "100" then
               outl <= w5;
91
            end if;
92
         end if;
93
```

```
elsif falling_edge(clk) then
 96
 97
           countlf := countlf + 1;
           count2f := count2f + 1;
 98
           count3f := count3f + 1;
 99
100
           if countlf = 3 then
101
              w1 <= not w1;
102
              countlf := 0;
103
               countlr := 0;
104
               if mode = "000" then
105
                 outl <= wl;
106
               end if;
107
           end if:
108
109
110
           if count2f = 4 then
111
               w2 <= not w2;
              count2f := 0;
112
              count2r := 0;
113
              if mode = "001" then
114
                  out1 <= w2;
115
116
               end if;
           end if;
117
118
           if count3f = 6 then
119
120
              w3 <= not w3;
121
              count3f := 0;
               count3r := 0;
122
               if mode = "010" then
123
                 out1 <= w3;
124
125
               end if;
126
           end if;
127
        end if;
128
                                   Language Templates
```

برای تست بنچ ۲ حالت مختلف mode برابر ۰ و ۴ که به ترتیب کلاک را تقسیم به ۵ و ۲۶ میکنند امتحان میکنیم:


```
61 BEGIN
62
63
       -- Instantiate the Unit Under Test (U
       uut: clk div mod PORT MAP (
64
              clk => clk,
65
              mode => mode,
66
67
              outl => outl
68
69
       -- Clock process definitions
70
       clk process :process
71
72
       begin
73
          clk <= '0';
74
          wait for clk_period/2;
          clk <= '1';
75
          wait for clk_period/2;
76
       end process;
77
78
79
       -- Stimulus process
80
81
       stim proc: process
       begin
82
          mode <= "000";
83
          wait for 100 ns;
84
85
86
          wait for clk period*10;
87
          -- insert stimulus here
88
89
90
          wait;
       end process;
91
92
93 END;
```



#### BEGIN

```
-- Instantiate the Unit Under Tes
uut: clk div mod PORT MAP (
       clk => clk,
      mode => mode,
      outl => outl
     );
-- Clock process definitions
clk process :process
begin
   clk <= '0';
   wait for clk period/2;
   clk <= '1';
   wait for clk_period/2;
end process;
-- Stimulus process
stim proc: process
begin
  mode <= "100";
   wait for 100 ns;
   wait for clk_period*10;
   -- insert stimulus here
   wait;
end process;
```

#### END;



### امتيازي:


عدد xin را در ورودی دریافت کرده (میتوان بیت های بیشتری به آن اختصاص داد اما در اینجا ۵ بیت تعریف شده اما هر مقدار بیتی میتوان به آن اختصاص داد)و سپس توسط تابع to\_integer آن را به integer تبدیل میکنیم و سپس زوج و فرد بودن آن را توسط تابع mod تشخیص میدهیم و سپس طبق قاعده بخش های قبلی عمل میکنیم.

```
20 library IEEE;
                                             21 use IEEE.STD_LOGIC_1164.ALL;
ew: 

Implementation 

Simulation
                                                 use IEEE.numeric_std.ALL;
                                             22
ierarchy
                                                 -- Uncomment the following library declaration if using
                                             23
 intro1
                                                 -- arithmetic functions with Signed or Unsigned values
                                             24

    FOURADDERCLA - Behavioral (FOUF
    FOUR BIT ΔDDER DEL ....
- xc3s400-5pg208
                                                 --use IEEE.NUMERIC_STD.ALL;
                                             25
                                             26
      FOUR BIT ADDER DELAY - Behavior
                                             27
                                                 -- Uncomment the following library declaration if instantiating
      choice - Behavioral (choice.vhd)
                                                 -- any Xilinx primitives in this code.
                                             28
       clk_div_5711 - Behavioral (clk_div_57
                                                 --library UNISIM;
                                             29
      clk_div_mod - Behavioral (clk_div_m
                                                 --use UNISIM.VComponents.all;
                                             30
                                      %
                                             31
 comparator_if - Behavioral (compara
                                      %
                                             32 entity clk_div_x is
      comparator - Behavioral (comparato
                                                 Port ( clk : in STD LOGIC;
                                      34
                                             33
       count09and90 - Behavioral (coun0-9
                                                              xin : in STD_LOGIC_VECTOR(4 downto 0);
                                             34
       dec2to4bymulti4to1 - Behavioral (de
                                      (
                                                              outl : out STD LOGIC);
                                             35
                                      9
                                             36 end clk div x;
                                             37
No Processes Running
                                                 architecture Behavioral of clk div x is
                                             38
                                                 signal w1,w2 : std_logic :='0';
                                             39
rocesses: clk_div_x - Behavioral
                                             40
      Design Summary/Reports
                                                 process (clk)
                                             41
      Design Utilities
                                                  variable countlr, countlf, count2r : integer := 0;
      User Constraints
                                                  variable xinteger : integer := 0;
                                             43
      Synthesize - XST
                                             44
         View RTL Schematic
                                                 xinteger := to integer(unsigned(xin));
                                             45
         View Technology Schematic
                                                    if rising_edge(clk) then
                                             46
    Check Syntax
                                             47
        Generate Post-Synthesis Simulati...
                                                        countlr := countlr + 1;
                                             48
      Implement Design
                                                        count2r := count2r + 1;
                                             49
      Generate Programming File
                                             50
      Configure Target Device
                                                         if (xinteger mod 2 = 1) and (countlr = (xinteger + 1)/2) then
                                             51
      Analyze Design Using ChipScope
                                                            w1 <= not w1;
                                             52
                                             53
```





```
BEGIN
   -- Instantiate the Unit Under Test (UUT)
  uut: clk div x PORT MAP (
         clk => clk,
          xin => xin,
          outl => outl
        );
   -- Clock process definitions
   clk_process :process
   begin
     clk <= '0';
     wait for clk_period/2;
     clk <= '1';
     wait for clk_period/2;
   end process;
   -- Stimulus process
   stim proc: process
  begin
     xin <= "01100";
     wait for 1000 ns;
     wait for clk period*10;
      -- insert stimulus here
      wait;
   end process;
END;
```

							312.500 ns	
Name	Value	50 ns	100 ns	150 ns	200 ns	250 ns   30	0 ns	350 ns   400 r
ी∰ clk	0							
xin[4:0]	01100				01100			
out1	0							
le clk_period	10000 ps				10000 ps			