## كزمايشكاه مدار منطقر



Amirkabir University of Technology (Tehran Polytechnic)



نويسنده

علير شا طباطبائيان (9723052)

ستاد آزمایشگاه: دکتر علیرضا طاهری نوید







WHICH I REALLY WORK, IS MINE.


نیم جمع کننده در ابتدا یک پروژه جدید ساخته و یک نیم جمع کننده طراحی میکنیم، برای طراحی به 2 ورودی و دو خروجی نیاز داریم،


IN1	IN2	SUM	CARRY
0	0	0	0
1	0	1	0
0	1	1	0
1	1	0	1












ساخت تمام جمع کننده با نیم جمع کننده د ورودی و 2 خروجی مورد نیاز است.

ه آی استفاده از port map و signal پار استفاده از port map و signal و port map و میپاشد زیرا میخواهیم 2 آی سے را به هم متحل کنیم


ومچنین برای استفاده از یک آی سی در معاری دیگر، نیاز به استفاده از محدده میشود. و استفاده از بخش نست بنج آن آی سی کپی میشود





```
intro1 xc3s400-5pq208
                                               --use UNISIM. VComponents.all:
                                          30
     comparator - Behavioral (comp

four_add_sub1 - four_add_sub


bitadd - four_bit_adder - Be
                                           32 entity fulladder is
                                                  Port ( a_in : in STD_LOGIC_VECTOR (2 downto 0);
                                           33
                                                            b_out : out STD_LOGIC_VECTOR (1 downto 0));
           FA1 - fulladder - Behavi
FA3 - fulladder - Behavi
FA3 - fulladder - Behavi
FA4 - fulladder - Behavi
                                           35 end fulladder:
                                           37 architecture Behavioral of fulladder is
                                           38
                                    34
                                                    COMPONENT halfadder
                                           40
                                                    PORT (
                                    (
                                                          a : IN std_logic;
                                           41
                                                          b : IN std logic;
sum : OUT std logic;
                                    0
                                           43
                                                          carry : OUT std_logic
No Processes Running
                                                    END COMPONENT;
                                           46
Processes: FA1 - fulladder - Behavioral
      Design Utilities
                                                    signal w1, w2, w3 : std logic :='0';
                                           48
     Create Schematic Symbol
          View HDL Instantiation Temp..
                                           50 begin
  Check Syntax
                                           51
                                                   53
                                           55
                                               end Behavioral;
                                           58
```







معار بعده جمع کننده 4 بیتی مقعار طاقه را برابر حفر میکناریم تا به جمع کننده تبدیل شود.





4-bit Ripple Carry Adder

```
Hierarchy
intro1


xc3s400-5pq208

xc3s400-5pq208
                                             32 entity four_bit_adder is
                                             33
                                                       Port ( input1 : in STD_LOGIC_VECTOR (3 downto 0);
                                                               input2 : in STD_LOGIC_VECTOR (3 downto 0);
                                             34
                                             35
                                                               sub0 : in std_logic;
                                                              output : out STD LOGIC VECTOR (4 downto 0));
                                             36
                                             37 end four_bit_adder;
                                             38
                                             39 architecture Behavioral of four_bit_adder is
                                      %
                                             40
                                      %
                                             41
                                      ×
                                                      COMPONENT fulladder
                                             42
                                             43
                                      <u>G</u>
                                             44
                                                            a_in : IN std_logic_vector(2 downto 0);
                                      0
                                             45
                                                            b_out : OUT std_logic_vector(1 downto 0)
                                             46
                                                       END COMPONENT;
                                             47
 No Processes Running
                                             48
                                             49 signal w1, w2, w3 : std_logic :='0';
 Processes: bitadd - four_bit_adder - Behaviora
                                             50
 🗦 🥻 🛮 Design Utilities
                                             51 begin
                                             52
            View HDL Instantiation Temp..
                                             53 FA1: fulladder port map( a_in(0) => input1(0) , a_in(1) => input2(0) , a_in(2) => sub0 , b_out(0) => output(0) , b_out(1) => w1);
    Check Syntax
                                             54 FA2 : fulladder port map( a_in(0) => inputl(1) , a_in(1) => input2(1) , a_in(2) => wl , b_out(0) => output(1) , b_out(1) => w2 );
                                             55 FA3: fulladder port map( a_in(0) => input1(2) , a_in(1) => input2(2) , a_in(2) => w2 , b_out(0) => output(2) , b_out(1) => w3);
                                             56 FA4: fulladder port map( a_in(0) => input1(3) , a_in(1) => input2(3) , a_in(2) => w3 , b_out(0) => output(3) , b_out(1) => output(4) );
                                             57
                                             58
                                             59
                                             60 end Behavioral;
                                             61
```







## جمع کننده و تفاضل کیره مقدار طاق را اکر ۵ بکناریم جمع کننده و اکر 1




Hierarchy



## وها وورودی میدهیم یکی برای جدی و یکی بیان شای شای دو و یکی درای تغیریتی داری در این تغیریتی در این تغیریتی در






## تمرین امتیازی

```
↔□∄X Œ
                                                                                                                                in2 : in STD LOGIC VECTOR (3 downto 0);
                                                                                           34
View: 

| Implementation | Implementatio
                                                                                                                                Great : out STD LOGIC;
                                                                                          35
                                                                                                                                Less : out STD LOGIC;
                                                                                          36
Hierarchy
                                                                                                                               Equal : out STD_LOGIC);
                                                                                           37
 ⊢ 🥘 intro1
                                                                                           38 end comparator;
39

    Comparator - Behavioral (comp
    Gour_add_sub1 - four_add_sub
                                                                                           40 architecture Behavioral of comparator is
                                                                                           41
                                                                                                           COMPONENT four_add_sub
                                                                                           42
                                                                                           43
                                                                                                              PORT (
                                                                                           44
                                                                                                                           intol : IN std_logic_vector(3 downto 0);
                                                                             %
                                                                                           45
                                                                                                                           into2 : IN std_logic_vector(3 downto 0);
                                                                             %
                                                                                           46
                                                                                                                           sub : IN std_logic;
                                                                             *
                                                                                           47
                                                                                                                           outo : OUT std_logic_vector(4 downto 0)
                                                                                           48
                                                                             0
                                                                                                              END COMPONENT;
                                                                             0
                                                                                           51 signal w1,w2,w3,w4,w5,w6,w7 : std_logic :='0';
No Processes Running
                                                                                           53 begin
                                                                                           54
Processes: comparator - Behavioral
                                                                                           55 w7 <= '1' ;
Design Summary/Reports
Design Utilities
                                                                                           56 four add subl : four add sub port map ( sub => w7 , intol(0) => inl(0) , intol(1) => inl(1) , intol(2) => inl(2) , intol(3) => inl(3) ,
                                                                                                                                                                                                   into2(0) => in2(0) , into2(1) => in2(1) , into2(2) => in2(2) , into2(3) => in2(3) ,
                                                                                           57
          Create Schematic Symbol
View Command Line Log ...
View HDL Instantiation Te...
                                                                                                                                                                                                    outo(4) \Rightarrow w1, outo(3) \Rightarrow w2, outo(2) \Rightarrow w3, outo(1) \Rightarrow w4, outo(0) \Rightarrow w5;
                                                                                           58
                                                                                           59
                                                                                           60 w6 <= not ( w2 or w3 or w4 or w5);
 ⊕-¾
               User Constraints
                                                                                           61 Equal <= w6 ;
Synthesize - XST
                                                                                           62 Great <= (not wl) and ( not w6 ) ;
                      View RTL Schematic
                                                                                           63 Less <= (wl) and ( not w6 ) ;
                     View Technology Schematic
                                                                                           64
            Check Syntax
                                                                                           65 end Behavioral;
                                                                                           66
⊕ () Implement Design
                                                                                           67
 Generate Programming File
```



```
↔ □ ♂ ×
                                                      65
                                                            BEGIN
View: O implementation  Simulation
                                                      66
                                                                -- Instantiate the Unit Under Test (UUT)
                                                      67
Behavioral
                                                      68
                                                                uut: comparator PORT MAP (
Hierarchy
                                                                          inl => inl,
                                              S
                                                      69
  .... 😇 intro1
                                                      70
                                                                          in2 => in2,
i xc3s400-5pq208
                                                      71
                                                                           Great => Great,
   ## xcss400-5pq208

## HA_test - behavior (HA_test.vhd)

## add_sub_test - behavior (add_sub_test)

## comparator_test - behavior (comparator_test)

## four1_test - behavior (four1_test.vhd)

## fulladder_test - behavior (fulladder_test)
                                                                          Less => Less,
                                                      72
                                                                          Equal => Equal
                                                      73
                                                      74
                                                      75
                                                      76
                                                      77
                                              34
                                                      78
                                                                -- Stimulus process
                                                      79
                                                                stim_proc: process
                                              (
                                                      80
                                                                begin
                                              9
                                                      81
                                                      82
                                                                in1 <= "1101";
                                                                in2 <= "1101";
                                                      83
No Processes Running
                                                                wait for 100 ns;
                                                      84
                                                      85
Processes: comparator_test - behavior
                                                                in1 <= "1101";
                                                      86
□ Sim Simulator
                                                                in2 <= "1100";
                                                      87
       ₹ Behavioral Check Syntax
                                                      88
                                                                wait for 100 ns;
                                                      89
                                                                inl <= "1100";
                                                      90
                                                      91
                                                                in2 <= "1101";
                                                                wait for 100 ns;
                                                      92
                                                      93
                                                      94
                                                                    wait;
                                                      95
                                                                end process;
                                                      96
                                                      97
                                                            END;
                                                      98
```

