
كزمايشكاه مدالر منطقه

علير ضا طباطبائيان(9723052)



Amirkabir University of Technology (Tehran Polytechnic)


استاد آزمایشگاه: طاهری نوید







سوال 1:


طراحی بر روی کاغذ آورده شده است و کد ها نیز آورده شده است(فقط درباره قسمت امتیازی باهاتون صحبت کردم و شما هم کدم را تایید کردید ولی متوجه نشدیم چرا نتیجه دلخواه را در خروجی نمیده)








برای کد، سیگنالی به اسم i را تعریف میکنیم که بیانگر وضعیت سیستم باشد و به نوعی همان شمارنده ما میباشد:




```
CIA V- I ,
    10
              wait for clk period/2;
    76
    77
            end process;
    78
    79
           -- Stimulus process
    80
    81
           stim proc: process
           begin
    82
              xin <= '1';
    83
    84
              wait for clk period;
              xin <= '1';
    85
Ó
              wait for clk period;
    86
Ġ.
              xin <= '0';
    87
              wait for clk period;
Ó.
    88
              xin <= '0';
    89
              wait for clk_period;
    90
              xin <= '0';
    91
              wait for clk period;
    92
    93
              xin <= '0';
              wait for clk period;
    94
    95
               xin <= '1';
              wait for clk period;
    96
              xin <= '1';
    97
    98
              wait for clk period;
    99
              xin <= '0';
   100
              wait for clk period;
              xin <= '1';
   101
   102
               wait for clk period;
   103
   104
              wait;
   105
            end process;
   106
   107 END;
   108
```



قسمت امتيازي سوال يك:

ابتدا دو فلیپ فلاپ همانند جلسات گذشته ایجاد کردیم و اینجا از کامپوننت آنها استفاده میکنیم:



```
-- Stimulus process
   stim proc: process
   begin
     x <= '0';
     wait for clk period;
     x <= '0';
     wait for clk period;
     x <= '1';
     wait for clk period;
     x <= '1';
     wait for clk period;
     x <= '0';
     wait for clk period;
     x <= '0';
     wait for clk_period;
     x <= '0';
     wait for clk_period;
     x <= '0';
     wait for clk period;
     x <= '1';
     wait for clk period;
     x <= '1';
     wait for clk_period;
     x <= '0';
     wait for clk period;
     x <= '0';
     wait for clk_period;
     wait;
   end process;
END;
```

سوال 3:

ابتدا یک تایپ جدید تعریف کرده و سپس توسط سیگنال ، آرایه مربوط به آن را ایجاد و مقدار دهی میکنیم.

سپس 2 کلاک جداگانه تعریف میکنیم یعنی یک کلاک را به دو clk1 و clk2 و صل میکنیم تا 2 کلاک بدست آید.

سپس در پراسس، ریست آسنکرون را تعریف میکنیم .

و سپس دستورات خواندن و نوشتن را وارد میکنیم که این دو فرآیند به طور موازی میتوانند انجام شوند.

```
20 library IEEE;
                                         21 use IEEE.STD LOGIC 1164.ALL;
View: 

Implementation 

Simulation
                                         22 use IEEE.numeric_std.ALL;
 23
                                         24 -- Uncomment the following library declaration if using
xc3s400-5pg208
                                         25 -- arithmetic functions with Signed or Unsigned values
                                         26 -- use IEEE.NUMERIC STD.ALL;
                                         27
                                         28 entity RAM is
                                                 Port ( addressin : in STD_LOGIC_VECTOR (5 downto 0);
                                         29
                                                         addressout : in STD_LOGIC_VECTOR (5 downto 0);
data_in : in STD_LOGIC_VECTOR (7 downto 0);
                                         30
                                         31
       clk_div_x - Behavioral (clk_div_x.vhd)
                                                         data_out : out STD_LOGIC_VECTOR (7 downto 0);
                                         32
       comparator_if - Behavioral (compara
                                                         RE : in std logic;
                                         33
       comparator - Behavioral (comparato
                                                         WE : in std logic;
                                         34
       count09and90 - Behavioral (coun0-9
                                   (
                                                         clk : in std logic;
                                         35
                                                         reset : in std logic);
                                   0
                                             end RAM:
No Processes Running
                                         39 architecture Behavioral of RAM is
Processes: RAM - Behavioral
       Design Summary/Reports
                                         41 type RAM is array (0 to 63) of std logic vector (7 downto 0);
       Design Utilities
                                         42
                                            User Constraints
                                         43
44
         View RTL Schematic
                                         45
                                                                    "00011000", "00011001", "00011010", "00011011", "00011100", "00011101", "00011110", "00011111",
         View Technology Schematic
                                         46
                                                                    "00100000","00100001","00100010","00100011","00100100","00100101","00100111",
     Check Syntax
                                         47
                                                                    "00101000","00101001","00101010","00101011","00101100","00101101","00101110","00101111",
"00110000","00110001","00110010","00110111",
     Generate Post-Synthesis Simulati..
                                         48
       Implement Design
                                         49
       Generate Programming File
                                         50
                                                                    "00111000", "00111001", "00111010", "00111011", "00111100", "00111101", "00111110", "00111111");
       Configure Target Device
                                         51 signal clkl,clk2 : std logic;
       Analyze Design Using ChipScope
                                         52
                                            signal sigaddressin, sigaddressout : std logic vector(5 downto 0);
                                         53
```

```
..⊔ь∧ ∈
                                                                      begin
                                                           97
w: O Timplementation 

Region Simulation
                                                           98
                                                                           reset <= '0';
                                                           99
navioral
                                                                           RE <= '1';
                                                         100
erarchy
                                                                          WE <= '0';
                                                          101
 NOT3ms_test - behavior (NOT3ms_test)
OR2ns_test - behavior (OR2ns_test.vl
                                                         102
                                                                           addressout <= "010101";
        OR2ns_test - behavior (OR2ns_test.vl
                                                                          addressin <= "000000";
                                                         103
  ⊕- ₩
         RAM_test0 - behavior (RAM_test0.vh
                                                  Ŋ
                                                                          data in <= "111111111";
                                                          104

    XORns_test - behavior (XORns_test.v
    add_sub_test - behavior (add_sub_te
                                                                          wait for 10 ns;
                                                         105
                                                  s
                                                          106
                                                                           reset <= '0';
RE <= '0';
         choice - Behavioral (choice.vhd)
                                                         107
                                                  %
                                                                          WE <= '1':
         clk_div_5711_test - behavior (clk_div_
                                                         108
                                                  1%
         clk_div_mod_test - behavior (clk_div.
                                                                          addressout <= "0000000";
                                                         109
         clk_div_x1_test - behavior (clk_div_x)
                                                                          addressin <= "000000";
                                                         110
                                                                           data_in <= "111111111";
         clk_div_x2_test - behavior (clk_div_x2
                                                         111
  ⊕-- 📆
         clk_div_x_test - behavior (clk_div_x_t 🗸
                                                                           wait for 10 ns;
                                                         112
                                                         113
                                                                           reset <= '0';
                                                                           RE <= '1';
                                                         114
                                                                          WE <= '1';
No Processes Running
                                                          115
                                                                          addressout <= "000000";
                                                         116
ocesses: RAM test0 - behavior
                                                                          addressin <= "000000";
                                                         117
        ISim Simulator
                                                                           data_in <= "10101010";
                                                          118
     Behavioral Check Syntax
                                                         119
                                                                           wait for 20 ns;
            Simulate Behavioral Model
                                                         120
                                                                           reset <= '1';
                                                                           wait for 10 ns;
                                                         121
                                                                          reset <= '0';
                                                         122
                                                                           RE <= '1';
                                                         123
                                                                           WE <= '0';
                                                         124
                                                          125
                                                                           addressout <= "0000000";
                                                                           addressin <= "000000";
                                                         126
                                                                          data_in <= "111111111";
                                                         127
                                                                          wait for 10 ns:
                                                         128
intro1 xc3s400-5pq208
                                        51 signal clkl, clk2 : std_logic;
                                           signal sigaddressin, sigaddressout : std_logic_vector(5 downto 0);
                                        52
     FOURADDERCLA - Behavioral (FOUF FOUR BIT_ADDER_DELAY - Behavior RAM - Behavioral (RAM.vhd)
                                        53
                                        54 begin
                                        55
       choice - Behavioral (choice.vhd)
                                        56
                                           clkl <= clk;
       clk_div_5711 - Behavioral (clk_div_57
                                           clk2 <= clk;
                                        57
       clk_div_mod - Behavioral (clk_div_m
       clk_div_x - Behavioral (clk_div_x.vhd)
                                        59
                                           process (clk1,clk2,reset)
       comparator_if - Behavioral (compara
                                        60
                                           begin
       comparator - Behavioral (comparato
                                               if reset = '1' then
                                        61
       count09and90 - Behavioral (coun0-9
                                  (
                                                  sigaddressin <= "0000000":
                                        62
                                                  sigaddressout <= "0000000";
                                  0
                                        63
                                        64
                                                  myRAM <= ( others => "000000000" );
                                               elsif true then
No Processes Running
                                        65
                                        66
                                                  sigaddressin <= addressin;
Processes: RAM - Behavioral
                                        67
                                                  sigaddressout <= addressout;
       Design Summary/Reports
                                        68
                                                  if rising_edge(clkl) and RE = 'l' then
      Design Utilities
                                        69
                                                    data_out <= myRAM(to_integer(unsigned(sigaddressout)));</pre>
       User Constraints
                                        70
                                                  end if:
Synthesize - XST
                                                  if rising_edge(clk2) and WE = '1' then
                                        71
         View RTL Schematic
                                                    myRAM(to_integer(unsigned(sigaddressin))) <= data_in;</pre>
                                        72
     04,00
         View Technology Schematic
                                                  end if;
                                        73
     Check Syntax
                                               end if;
                                        74
     Generate Post-Synthesis Simulati...
                                        75
                                           end process;
E (5)
       Implement Design
       Generate Programming File
                                        77
      Configure Target Device
                                        78
                                           end Behavioral:
       Analyze Design Using ChipScope
                                        79
                                        80
```

