## كزمايسكاه مدار منطقه

نويسنده

علير ضا طباطبائيان(9723052)



**Amirkabir University of Technology** (Tehran Polytechnic)










مالتی پلکسر 4 به 1(البته در کلاس طراحی گردید): یک آی سی که 4 پایه ورودی ، یک پایه خروجی و دو پایه انتخابی دارد و با توجه به اینکه کدام پایه های انتخابی روشن باشند، یکی از ورودی ها به خروجی انتقال پیدا میکند.


Truth Table


50	<b>S1</b>	Y
0	0	10
0	1	I1
1	0	12
1	1	13


So, final equation, Y = S0'.S1'.I0 + S0'.S1.I1 + S0.S1'.I2 + S0.S1.I3



```
25 --use IEEE.NUMERIC_STD.ALL;
                                 %
                                 %
                                      27 -- Uncomment the following library declaration if instantiating
                                      28 -- any Xilinx primitives in this code.
                                 *
                                      29 --library UNISIM;
                                 (
                                      30 --use UNISIM.VComponents.all;
                                 0
                                       31
                                       32 entity multi plexer is
                                               Port ( intout : in STD_LOGIC_VECTOR (3 downto 0);
                                       33
No Processes Running
                                       34
                                                       selector0 : in STD LOGIC;
                                                       selectorl : in STD LOGIC;
                                       35
Processes: multi_plexer - Behavioral
                                                      output : out STD LOGIC);
                                       36
 ■ Design Summary/Reports
                                       37 end multi plexer;
Create Schematic Symbol
View Command Line Log ...
View HDL Instantiation Te...
                                       38
                                       39 architecture Behavioral of multi plexer is
         View Command Line Log ...
                                       40
         View HDL Instantiation Te...
                                       41 begin
User Constraints
                                       42
Synthesize - XST
                                       43 output <= (intout(0) and (not selector0) and (not selector1)) or (intout(1) and selector0 and (not selector1)) or
         View RTL Schematic
                                       44 (intout(2) and (not selector0) and selector1) or (intout(3) and selector0 and selector1);
         View Technology Schematic
                                       45
     Check Syntax
                                       46 end Behavioral;
                                       47
⊕ 🚺 Implement Design
                                       48
 Generate Programming File
```










دیکدر 3 به 8: یک آی سی که با توجه به اینکه کدام ورودی ها روشن است، یکی از خروجی ها روشن میشود(البته یک enabaler نیز به آن اضافه میکنیم)


A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	D <sub>0</sub>
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0




```
-use onisini.veemponenes.uii,
                                      31
                                %
                                      32
                                           entity dec4tol6 is
                                %
                                               Port ( enter : in STD_LOGIC_VECTOR (2 downto 0);
                                      33
                                                      outer : out STD_LOGIC_VECTOR (7 downto 0);
                                *
                                      34
                                      35
                                                      enabler : in std logic);
                                (
                                      36 end dec4tol6;
                                9
                                      37
                                      38
                                          architecture Behavioral of dec4tol6 is
                                      39
No Processes Running
                                      41
rocesses: dec4to16 - Behavioral
                                      42 outer(0) \leftarrow (not enter(0)) and (not enter(1)) and (not enter(2)) and enabler;
      Design Summary/Reports
                                      43 outer(1) <= (enter(0))
                                                                     and (not enter(1)) and (not enter(2)) and enabler;
      Design Utilities
                                                                                         and (not enter(2)) and enabler;
                                      44 outer(2) <= (not enter(0)) and (enter(1))</pre>
         Create Schematic Symbol
                                          outer(3) <= (enter(0))
                                                                      and (enter(1))
                                                                                           and (not enter(2)) and enabler;
    View Command Line Log ...
                                      46 outer(4) <= (not enter(0)) and (not enter(1)) and (enter(2))
                                                                                                               and enabler;
        View HDL Instantiation Te...
                                      47 outer(5) <= (enter(0))
                                                                     and (not enter(1)) and (enter(2))
                                                                                                               and enabler;
      User Constraints
                                                                                        and (enter(2))
                                          outer(6) <= (not enter(0)) and (enter(1))
                                      48
Synthesize - XST
                                      49 outer(7) <= (enter(0))
                                                                    and (enter(1))
                                                                                          and (enter(2))
                                                                                                               and enabler;
         View RTL Schematic
         View Technology Schematic
                                      51
    Check Syntax
                                      52 end Behavioral:
      Implement Design
                                      54
      Generate Programming File
```








طراحی مالتی پلکسر 16 به 1 توسط 2 به 1: طبیعتا چون 16 ورودی و 4 پایه کنترلی داریم، پس ابتدا به 8 مالتی پلکسر نیاز داریم و سپس برای انتخاب از آن 8 خروجی، به 4 مالتی پلکسر نیاز است و همینطور ادامه میدهیم تا به 1 مالتی پلکسر برسیم.





```
↔ 🗆 🗗 X
                                           32 entity multil6tolby2tol is
                                                    Port ( input : in STD_LOGIC_VECTOR (15 downto 0);
View: 

Implementation 

Simulation
                                           33
                                                          selector : in STD_LOGIC_VECTOR (3 downto 0);
                                           34
Hierarchy
                                                          output : out STD LOGIC);
                                           35
                                               end multil6tolby2tol;
                                           36
- 🧧 intro1
                                    Ŋ
                                           37
architecture Behavioral of multil6tolby2tol is
                                           38
   🔃 😘 comparator - Behavioral (compara
                                           39
        dec4to16 - Behavioral (dec4to16.vh
                                           40
                                                    COMPONENT multi2tol
        dec4to2 - Behavioral (dec4to2.vhd)
                                                   PORT (
                                           41
      😘 🖁 multi 16to 1 by 2to 1 - Behavioral (
                                           42
                                                        i : IN std_logic_vector(1 downto 0);
                                           43
                                                        s : IN std logic;
      🕍 multi_plexer - Behavioral (multi_pl
                                           44
                                                        o : OUT std logic
                                           45
                                                       );
                                    3
                                                    END COMPONENT;
                                           46
                                    ×
                                           47
                                                    signal w0,w1,w2,w3,w4,w5,w6,w7,w8,w9,w10,w11,w12,w13,w14,w15,w16,w17 : std logic :='0';
                                           48
                                    Œ
                                           49
                                           50
                                               w0 <= selector(0);
                                               w1 <= selector(1);
                                           52
                                              w2 <= selector(2);
                                           53
No Processes Running
                                              w3 <= selector(3);
                                           54
                                               mu0 : multi2tol port map( s => w0 , i(0) => input(0) , i(1) => input(1) , o => w4 );
Processes: multi16to1by2to1 - Behavioral
                                               mul : multi2tol port map( s => w0 , i(0) => input(2) , i(1) => input(3) , o => w5 );
        Design Summary/Reports
                                               mu2 : multi2tol port map( s => w0 , i(0) => input(4) , i(1) => input(5) , o => w6 );
                                           57
        Design Utilities
                                              mu3 : multi2tol port map( s => w0 , i(0) => input(6) , i(1) => input(7) , o => w7 );
          Create Schematic Symbol
                                              mu4 : multi2tol port map( s => w0 , i(0) => input(8) , i(1) => input(9) , o => w8 );
                                           59
                                           60 mu5 : multi2tol port map( s => w0 , i(0) => input(10) , i(1) => input(11) , o => w9 );
           View Command Line Log ...
                                           61 mu6 : multi2tol port map( s => w0 , i(0) => input(12) , i(1) => input(13) , o => w10 );
           View HDL Instantiation Te...
                                           62 mu7 : multi2tol port map( s => w0 , i(0) => input(14) , i(1) => input(15) , o => w11 );
        User Constraints
                                           63 mu8 : multi2tol port map( s => wl , i(0) => w4 , i(1) => w5 , o => w12 );
, i(1) => w7 , o => w13 );
                                           64 mu9 : multi2tol port map( s => wl , i(0) => w6
           View RTL Schematic
                                           65 mul0 : multi2tol port map( s => wl , i(0) => w8 , i(1) => w9 , o => w14 );
           View Technology Schematic
                                           66 mull : multi2tol port map( s => wl , i(0) => wl0 , i(1) => wl1 , o => wl5 );
      Check Syntax
                                           67 mul2 : multi2tol port map( s => w2 , i(0) => w12 , i(1) => w13 , o => w16 );
     Generate Post-Synthesis S..
                                           68 mul3 : multi2tol port map( s => w2 , i(0) => w14 , i(1) => w15 , o => w17 );
                                           69 mul4 : multi2tol port map( s => w3 , i(0) => w16 , i(1) => w17 , o => output );
        Implement Design
€5 - €3
.... (5)
        Generate Programming File
```









ساخت دکودر 2 در 4 پوسیله مالتی پلکسر چهار در یک:


جهت انجام این کار، چهار مالتی پلکسر با 2 پایه کنترلی را بصورت موازی قرار داده و همه ورودی های اول کنترل آنها را به ورودی اول مدار و همه ورودی های اول کنترل آنها را به ورودی اول مدار و همه ورودی های دوم کنترل آنها را به ورودی دوم مدار وصل میکنیم و برای مالتی پلکسر اول، همه بیت های ورودی بجز اولی را صفر قرار داده و اولی را 1 قرار میدهیم، برای مالتی پلکسر دومی، همه بجز دومی را صفر میکناریم، همین کار را تا مالتی پلکسر چهارم ادامه میدهیم،

اکنون یک دیکودر 2 در 4 داریم که ورودی های دیکودر، به پایه های کنترلی مالتی پلکسر و خروجی های دیکودر، از خروجی های مالتی پلکسر گرفته میشود.


```
ierarchy
 intro1
                                             entity dec2to4bymulti4tol is
                                         32
- xc3s400-5pq208
                                         33
                                                  Port ( into : in STD LOGIC VECTOR (1 downto 0);
    comparator - Behavioral (compara
dec2to4bymulti4to1 - Behaviora
                                                          outo : out STD LOGIC VECTOR (3 downto 0));
                                         35
                                             end dec2to4bymulti4tol;
       dec4to16 - Behavioral (dec4to16.vh
                                         36
       dec4to2 - Behavioral (dec4to2.vhd)
                                   A
                                         37
                                             architecture Behavioral of dec2to4bymulti4tol is
       multi16to1by2to1 - Behavioral (mu
                                         38
                                   %
                                             COMPONENT multi_plexer
                                         39
                                   1%
                                         40
                                                        intout : IN std logic vector(3 downto 0);
                                   *
                                         41
                                                        selector0 : IN std logic;
                                         42
                                  (
                                                        selector1 : IN std logic;
                                         43
                                                        output : OUT std logic
                                   0
                                         44
                                         45
                                                  END COMPONENT;
                                         46
No Processes Running
                                         47
                                         48
                                                  signal w0,w1 : std logic :='0';
rocesses: dec2to4bvmulti4to1 - Behaviora ^
                                         49
      Design Summary/Reports
                                         50 begin
      Design Utilities
                                         51
         Create Schematic Symbol
                                         52 w0 <= into(0);
         View Command Line Log ..
                                         53 w1 <= into(1);
         View HDL Instantiation Te...
                                             mu0 : multi_plexer port map ( selector0 => w0 , selector1 => w1 , intout => "0001" , output => outo(0) );
      User Constraints
                                         55 mul: multi_plexer port map ( selector0 => w0 , selector1 => w1 , intout => "0010" , output => outo(1) );
→ 🔃 Synthesize - XST
                                             mu2 : multi_plexer port map ( selector0 => w0 , selector1 => w1 , intout => "0100" , output => outo(2) );
         View RTL Schematic
    View RTL Sche
View Technolo
Check Syntax
                                         57 mu3 : multi plexer port map ( selector0 => w0 , selector1 => w1 , intout => "1000" , output => outo(3) );
         View Technology Schematic
                                         58
                                         59 end Behavioral;
```








## : 7SEGMENT به BCD والمحادث





Vector**Stock**®

VectorStock.com/23824162

So = ac' + bd + ac + ab'd'  $S_1 = ab'b + ab' + c'd' + c'd'$   $S_7 = a + bc' + bd' + c'd'$   $S_6 = a + bc' + cd' + b'c$   $S_6 = a + bc' + cd' + b'c$   $S_8 = b'c'd' + a'cd'$   $S_7 = a + cd + b'c + bc'd + a'b'd'$ 

```
21 use IEEE.STD_LOGIC_1164.ALL;
w: 

Implementation 

i
                                                                                                                             22
                                                                                                         Þ
                                                                                                                             23 -- Uncomment the following library declaration if using
erarchy
                                                                                                                              24 -- arithmetic functions with Signed or Unsigned values

intro1
xc3s400-5pq208
comparator - Behavioral (compara
dec2to4bymulti4to1 - Behavioral (dec4to16.wh
dec4to16 - Behavioral (dec4to16.wh
dec4to2 - Behavioral (dec4to2.wd)
multi16to1by2to1 - Behavioral (mu
                                                                                                                                         --use IEEE.NUMERIC_STD.ALL;
                                                                                                                             26
                                                                                                                             27 -- Uncomment the following library declaration if instantiating
                     dec2to4bymulti4to1 - Behavioral (c
                                                                                                                             28 -- any Kilinx primitives in this code.
29 --library UNISIM;
30 --use UNISIM.VComponents.all;
                   dec4to2 - Behavioral (dec4to2.vhd)
multi16to1by2to1 - Behavioral (mu
                                                                                                                              31
                                                                                                                              32
                                                                                                                                           entity seg7 is
                                                                                                                                                          Port (a:in STD_LOGIC;
b:in STD_LOGIC;
c:in STD_LOGIC;
d:in STD_LOGIC;
sout:out STD_LOGIC VECTOR (6 downto 0));
                                                                                                                             33
                                                                                                          *
                                                                                                                              34
                                                                                                                               35
                                                                                                          (3)
                                                                                                                             36
37
                                                                                                          9
                                                                                                                                             end seg7;
No Processes Running
                                                                                                                               39
                                                                                                                               40 architecture Behavioral of seg7 is
ocesses: seg7 - Behavioral
                  Design Summary/Reports
                                                                                                                               42 begin
                   Design Utilities
                                                                                                                               43
                   User Constraints
                                                                                                                               44 sout(0) <= (a and (not c)) or (b and d) or ((not a) and c) or ((not a) and (not b) and (not d));
   Synthesize - XST
                                                                                                                                             sout(1) <= (not b) or ((not c) and (not d)) or (c and d);
                                                                                                                             45 sout(1) <= (not b) or ((not c) and (not d)) or (c and d);
46 sout(2) <= a or (b and (not c)) or (b and (not d)) or ((not c) and (not d));
47 sout(3) <= a or (b and (not c)) or (c and (not d)) or (c and (not b));
48 sout(4) <= (not c) or d or (b and c);
49 sout(5) <= ((not b) and (not c) and (not d)) or ((not a) and c and (not d));
50 sout(6) <= a or (c and d) or ((not b) and d) or (b and (not c) and d) or ((not a) and (not b) and (not d));
                           View RTL Schematic
                           View Technology Schematic
           Check Syntax
Check Syntax
Check Syntax
Check Syntax
                   Implement Design
                   Generate Programming File
                                                                                                                              51
                   Configure Target Device
                                                                                                                               52 end Behavioral;
                   Analyze Design Using ChipScope
                                                                                                                              53
                                                                                                                             54
```

