PROIECT CIRCUITE INTEGRATE DIGITALE

Realizat de Alistar Vladut Mihai

Grupa: 2125

An universitar: II(2022-2023)

Cerințe pentru proiectul de laborator


CID 2022-2023

Se pot obține maximum 5 puncte.

- 1.Rezolvarea corectă a temei de proiect pe hârtie(0.5p)
- 2.Circuitul combinațional (0.5p)
- a) Verificarea funcționalității circuitului
- 3. Circuitul secvențial (0.5p)
- a) Verificarea funcționalității circuitului
- 4. Implementarea finală(Arhitectura se va descrie structural)(3p)
- a) Verificarea funcționalității automatului
- 5. Aspect documentație (foi de capăt, pagini numerotate etc.)(0.5p)

Alocare proiect:


- Automat 1
- Bistabil A
- Multiplexor 1



| | r | clk | Action |
|----|-----------|----------|--------|
| | 1 | х | Reset |
| A. | 0 | <u>_</u> | Q⁺= D |
| | otherwise | | Wait |

I. Doar MUX 2:1

REZOLVAREA CIRCUITULUI PE HARTIE (SECVENTIAL SI COMBINATIONAL)




CREAREA UNEI SURSE DE TIP DESIGN PENTRU BISTABILUL D

```
Untitled 1 × automate_D.vhd × bistabilD.vhd ×
C:/Users/Vlad/Desktop/AlistarVladut\_Proiect/AlistarVladut\_Proiect.srcs/sources\_1/new/bistabilD.vhd
٠
            --use UNISIM. VComponents.all;
32 🖒
34 🖨
            entity bistabilD is
35 - 36 - 37 - 38 - 39 - 40 \triangle
              Port ( d : in STD_LOGIC;
clk : in STD_LOGIC;
r : in STD_LOGIC;
q : out STD_LOGIC;
                              : out STD_LOGIC);
           end bistabilD;
41 |
42 |
43 |
           architecture Behavioral of bistabilD is
44
            signal qint : std_logic;
47 <del>|</del> 48 | 49 |
49 begin
50 O if r = '1' then
51 O qint <= '0';
52 O elsif rising
53 O gir
            flipflop: process(r,clk)
                elsif rising_edge(clk) then
53 -
54 -
55 -
56 \( \hfrac{1}{2} \)
       else
o qint <= qint;
            end if;
            end process;
       q <= qint;
qn <= not qint;</pre>
59
62 🖒
            end Behavioral:
```


CREAREA UNEI SURSE DE TIP SIMULATION A BISTABILULUI D

```
simularebistabilD.vhd
                                                                                                                                _ 🗆 🗗 🗙
C:/Users/Vlad/Desktop/AlistarVladut\_Proiect/AlistarVladut\_Proiect.srcs/sim\_1/new/simularebistabilD.vhd
٠
34 entity simularebistabilD is
36 end simularebistabilD;
38 = architecture Behavioral of simularebistabilD is
39
40 component bistabilD is
Port (d:in STD_LOGIC;
clk:in STD_LOGIC;
clk:in STD_LOGIC;
r:in STD_LOGIC;
q:out STD_LOGIC;
qn:out STD_LOGIC);
de end component bistabilD;
46 end component bistabilD;
47 signal din, clock, res: std_logic;
49 signal qout,qnout:std_logic;
50 begin
51 | 52 | UTT: bistabilD port map ( d => din, clk => clock, r => res, q => qout, qn => qnout);
53
55 begin
56 din <='0'; wait for 4 ns;
57 din <='1'; wait for 4 ns;
58 end process;
59
60 | generate_clock: process
61 begin
62 clock <='1'; wait for 2 ns;
63 clock <='0'; wait for 2 ns;
      clock <='0'; wait for 2 ns;
64 end process;
66 generate_res: process
67 begin
68 res <='1'; wait for 3 ns;
69 res <='0'; wait for 3 ns;
71 \(\hat{\text{d}}\) end Behavioral;
```

RULAREA SIMULARII BISTABILULUI D




CREAREA UNEI SURSE DE TIP DESIGN PENTRU MULTIPLEXORUL 2:1



CREAREA UNEI SURSE DE TIP SIMULATION A MULTIPLEXORULUI 2:1

```
simularemux21.vhd
C:/Users/Vlad/Desktop/AlistarVladut\_Proiect/AlistarVladut\_Proiect.srcs/sim\_1/new/simularemux21.vl \\ \times \\
Q | III | ← | → | X | E | II | X | // | III | ♀ |
                                                                                                   Ö
34 \ominus entity simularemux2_1 is
36 \( \ho \) end simularemux2_1;
37
38 architecture Behavioral of simularemux2_1 is
39 component mux21 is
           Port ( i0 : in STD_LOGIC;
                i1 : in STD_LOGIC;
a0 : in STD_LOGIC;
y : out STD_LOGIC);
41
42
44 \(\hhat{\chi}\) end component mux21;
45 signal ina0, in0, in1, outy: std_logic;
46 begin
47 UTT: mux21 port map(i0=>in0, i1=>in1, a0=>ina0, y=> outy);
48
50 begin
51 ina0 <='0'; wait for 2 ns;
52 ina0 <='1'; wait for 2 ns;
      ina0 <='1'; wait for 2 ns;
53 end process;
54
55 generate_in0: process
56 begin
57 in0 <=
58 in0 <=
     in0 <='0'; wait for 3 ns;
in0 <='1'; wait for 3 ns;
59 end process;
60 :
61 | generate_in1: process
62 | begin
63 | in1 <=
64 | in1 <=
     in1 <='0'; wait for 4 ns;
in1 <='1'; wait for 4 ns;
65 end process;
68 A end Behavioral:
69
70
```

RULAREA SIMULARII MULTIPLEXORULUI 2:1



CREAREA UNEI SURSE DE TIP DESIGN PENTRU AUTOMAT

```
? _ 🗆 🗗 X
                                                                                                                                                                                                                                                                  ×
C:/Users/Vlad/Desktop/AlistarVladut Proiect/AlistarVladut Proiect.srcs/sources 1/new/automate D.vhd
 ٠
33 | 34 | entity automate_D is 35 | Port ( CLR : in STD_LOGIC; 36 | R : in STD_LOGIC; 37 | Q : out STD_LOGIC_VECTOR(2 downto 0));
40 architecture Behavioral of automate_D is
41 component mux21 is
43 Port (i0: in STD_LOGIC;
44 i1: in STD_LOGIC;
45 a0: in STD_LOGIC;
46 y: out STD_LOGIC);
47 column and component mux21;
49 🖯 component bistabilD is
                  Port (d: in STD_LOGIC;
clk: in STD_LOGIC;
r: in STD_LOGIC;
52
q: out STD_LOGIC;
qn: out STD_LOGIC);
55  end component bistabilD;
56
57 signal net2, net1, net0:std_logic;
58 signal Qint:std_logic_vector(2 downto 0);
59 signal Q0_neg, Q1_neg, Q2_neg: std_logic;
         begin
         U1: bistabilD port map(clk=>CLK, r=>R, d=>net0, q=>Qint(0),qn=>Q0_neg);
U2: bistabilD port map(clk=>CLK, r=>R, d=>net1, q=>Qint(1),qn=>Q1_neg);
U3: bistabilD port map(clk=>CLK, r=>R, d=>net2, q=>Qint(2),qn=>Q2_neg);
         U4: mux21 port map(i0=>00_neg,i1=>Oint(0), a0=>Qint(2), y=>net2);
U5: mux21 port map(i0=>Q1_neg,i1=>'0', a0=>Qint(2), y=>net1);
U6: mux21 port map(i0=>Q1_neg,i1=>Q0_neg, a0=>Qint(2), y=>net0);
```

CREAREA UNEI SURSE DE TIP SIMULATION A AUTOMATULUI

```
automate_D.vhd × sim_auto.vhd ×
                                                                                                                            ? 🗗 🖸
C:/Users/Vlad/Desktop/AlistarVladut_Proiect/AlistarVladut_Proiect.srcs/sim_1/new/sim_auto.vhd
Q 🕍 ← → 🐰 🖺 🛍 🗙 // 🖩 🗘
                                                                                                                                Ф
                                                                                                                                \wedge
28
         -- Uncomment the following library declaration if instantiating
29
         -- any Xilinx leaf cells in this code.
30
31
         --library UNISIM;
         --use UNISIM.VComponents.all;
32 🖨
34 😓
         entity sim_auto is
35
         end sim_auto;
36 🖨
37
38 ⊖
         architecture Behavioral of sim auto is
39
40 😓
         component automate D is
         Port ( CLK : in STD LOGIC;
R : in STD LOGIC;
Q : out STD LOGIC VECTOR(2 downto 0));
41
42
43
44 🗀
         end component automate_D;
45
        signal R, CLK: std logic;
46
        signal Q:std_logic_vector(2 downto 0);
47
48
         begin
49
         UTT: automate_D port map(R=>R, CLK=>CLK, Q=>Q);
51
     O R <= '1' after 0 ns, '0' after 2.2 ns;
52 😓
         process
53
         begin
     O CLK<= '0'; wait for 5 ns;
54
      O CLK<= '1'; wait for 5 ns;
55
56 🔿
         end process:
57 🖨
         end Behavioral;
58
          <
```

RULAREA SIMULARII AUTOMATULUI

