## **Power MOSFET**

# -20 V, -780 mA, Single P-Channel with ESD Protection, SOT-723

#### **Features**

- P-channel Switch with Low R<sub>DS(on)</sub>
- 44% Smaller Footprint and 38% Thinner than SC-89
- Low Threshold Levels Allowing 1.5 V R<sub>DS(on)</sub> Rating
- Operated at Low Logic Level Gate Drive
- These are Pb-Free Devices

## **Applications**

- Load/Power Switching
- Interfacing, Logic Switching
- Battery Management for Ultra Small Portable Electronics

## **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise stated)

Para	Symbol	Value	Unit			
Drain-to-Source Vol	$V_{DSS}$	-20	V			
Gate-to-Source Volt	Gate-to-Source Voltage			± 6	V	
Continuous Drain	Steady T <sub>A</sub> = 25°C		I <sub>D</sub>	-780	mA	
Current (Note 1)	State	T <sub>A</sub> = 85°C	1	-570		
	t ≤ 5 s	T <sub>A</sub> = 25°C		-870		
Power Dissipation (Note 1)	Steady T <sub>A</sub> = 25°C		P <sub>D</sub>	450	mW	
	t ≤ 5 s			550		
Continuous Drain	Steady T <sub>A</sub> = 25°C		I <sub>D</sub>	-660	mA	
Current (Note 2)	State	T <sub>A</sub> = 85°C		-480		
Power Dissipation (Note 2)	T <sub>A</sub> = 25°C		P <sub>D</sub>	310	mW	
Pulsed Drain Cur- rent	t <sub>p</sub> = 10 μ	s	I <sub>DM</sub>	-1.2	Α	
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	–55 to 150	°C	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- Surface mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces)
- 2. Surface mounted on FR4 board using the minimum recommended pad size




## ON Semiconductor®

## http://onsemi.com

V <sub>(BR)DSS</sub>	V <sub>(BR)DSS</sub> R <sub>DS(on)</sub> TYP		
–20 V	0.38 Ω @ -4.5 V	–780 mA	
	0.52 Ω @ -2.5 V	–660 mA	
	0.70 Ω @ -1.8 V	–100 mA	
	0.95 Ω @ –1.5 V	–100 mA	

## SOT-723 (3-LEAD)



1 - Gate

2 - Source

3 – Drain



## SOT-723 CASE 631AA STYLE 5

## **MARKING DIAGRAM**



KD = Specific Device CodeM = Date Code

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>		
NTK3139PT1G	SOT-723*	4000 / Tape & Reel		
NTK3139PT5G	SOT-723*	8000 / Tape & Reel		

- †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.
- \*These packages are inherently Pb-Free.

## THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 3)	$R_{ heta JA}$	280	°C/W
Junction-to-Ambient - t = 5 s (Note 3)	$R_{ heta JA}$	228	
Junction-to-Ambient - Steady State Minimum Pad (Note 4)	$R_{ hetaJA}$	400	

<sup>3.</sup> Surface mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces)
4. Surface mounted on FR4 board using the minimum recommended pad size

## **MOSFET ELECTRICAL CHARACTERISTICS** ( $T_J = 25$ °C unless otherwise specified)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$		-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>	I <sub>D</sub> = -250 μA, Reference		-16.5		mV/°C	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 \text{ V},$ $V_{DS} = -16 \text{V}$ $T_{J} = 25^{\circ}\text{C}$ $T_{J} = 125^{\circ}\text{C}$				-1.0	
						-2.0	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 0$	4.5 V			±2.0	μΑ
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = -2$	50 μΑ	-0.45		-1.2	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				2.4		mV/°C
Drain-to-Source On Resistance		$V_{GS} = -4.5 \text{ V}, I_D = -7.5 \text{ V}$	780 mA		0.38	0.48	
	_	$V_{GS} = -2.5 \text{ V}, I_D = -6$	660 mA		0.52	0.67	
	R <sub>DS(on)</sub>	$V_{GS} = -1.8 \text{ V}, I_D = -100 \text{ mA}$			0.70	0.95	Ω
		$V_{GS} = -1.5 \text{ V}, I_D = -100 \text{ mA}$			0.95	2.20	
Forward Transconductance	9FS	$V_{DS} = -10 \text{ V}, I_D = -540 \text{ mA}$			1.2		S
CHARGES, CAPACITANCES AND C	SATE RESISTA	NCE					
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = -16 V			113	170	
Output Capacitance	C <sub>OSS</sub>				15	25	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>				9.0	15	
SWITCHING CHARACTERISTICS, \	/ <sub>GS</sub> = 4.5 V (Not	e 6)					
Turn On Delay Time	t <sub>d(ON)</sub>	$V_{GS}$ = -4.5 V, $V_{DS}$ = -10 V, $I_{D}$ = -200 mA, $R_{G}$ = 10 $\Omega$			9.0		ns
Rise Time	t <sub>r</sub>				5.8		
TurnOff Delay Time	t <sub>d(OFF)</sub>				32.7		
Fall Time	t <sub>f</sub>				20.3		
DRAIN SOURCE DIODE CHARACT	ERISTICS						
Forward Diode Voltage	$V_{SD}$	$V_{GS} = 0 \text{ V}, I_{S} = -350 \text{ mA}$	T <sub>J</sub> = 25°C		-0.8	-1.2	V
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, } d_{ISD}/d_t = 100 \text{ A/}\mu\text{s,}$ $I_S = -1.0 \text{ A, V}_{DD} = -20 \text{ V}$			13.2		ns
Charge Time	t <sub>a</sub>				11.8		]
Discharge Time	t <sub>b</sub>				1.4		1
Reverse Recovery Charge	$Q_{RR}$				5.0		nC
						_	

<sup>5.</sup> Pulse Test: pulse width = 300  $\mu$ s, duty cycle = 2% 6. Switching characteristics are independent of operating junction temperatures

## **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current vs. Voltage

## **TYPICAL CHARACTERISTICS**



 $\begin{array}{c} 100 \\ \hline \\ V_{DD} = -10 \text{ V} \\ \hline \\ I_D = -200 \text{ mA} \\ \hline \\ V_{GS} = -4.5 \text{ V} \\ \hline \\ t_{d(off)} \\ \hline \\ t_{f} \\ \hline \\ t_{f} \\ \hline \\ 10 \\ \hline \\ R_{G}, \text{ GATE RESISTANCE } (\Omega) \\ \end{array}$ 

Figure 7. Capacitance Variation

Figure 8. Resistive Switching Time Variation vs. Gate Resistance





Figure 9. Diode Forward Voltage vs. Current

#### PACKAGE DIMENSIONS

## SOT-723 CASE 631AA-01 **ISSUE C**



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETERS.
  MAXIMUM LEAD THICKNESS INCLUDES LEAD
  FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
  DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS OR GATE BURRS.


	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.45	0.50	0.55	0.018	0.020	0.022	
b	0.15	0.21	0.27	0.0059	0.0083	0.0106	
b1	0.25	0.31	0.37	0.010	0.012	0.015	
С	0.07	0.12	0.17	0.0028	0.0047	0.0067	
D	1.15	1.20	1.25	0.045	0.047	0.049	
E	0.75	0.80	0.85	0.03	0.032	0.034	
е	0.40 BSC			0.016 BSC			
ΗE	1.15	1.20	1.25	0.045	0.047	0.049	
L	0.15	0.20	0.25	0.0059	0.0079	0.0098	

STYLE 5:

PIN 1. GATE 2. SOURCE

3. DRAIN

## **SOLDERING FOOTPRINT\***



mm SCALE 20:1

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative