Adding VHDL support to Icarus Verilog

Maciej Sumiński, CERN

FOSDEM, Brussels, 1.02.2015







Icarus Verilog

- FOSS hardware description language simulator
- Lead developer: Stephen Williams
- Written in C/C++ (& flex/bison/gperf)
- Great coverage of Verilog (IEEE 1364-1999/2001/2005)
- Active work on SystemVerilog (IEEE 1800-2005/2009/2012)

Goal

- GHDL = VHDL simulator
- Icarus = Verilog & SystemVerilog simulator
- ? = mixed-mode simulator


iverilog adder.vhd adder test.v

iverilog


iverilog adder.vhd adder_test.v

```
iverilog ivlpp
```


iverilog adder.vhd adder_test.v




iverilog adder.vhd adder_test.v




iverilog adder.vhd adder test.v



iverilog adder.vhd adder test.v



iverilog adder.vhd adder test.v



vhdlpp - example

```
module \mux2to1 (input wire
library ieee;
use ieee.std_logic_1164.all;
                                  logic \i0
                                  input wire logic \i1 ,
entity mux2to1 is
                                  input wire logic \s ,
  port(
                                  output logic \y );
                                  always begin
    i0, i1, s: in std_logic;
    y: out std_logic);
                                  case (\s )
end mux2to1;
                                  1'h0:
                                  y \ll 10;
architecture mux2to1 rtl of
                                  default:
                                  y \ll 11;
mux2to1 is
                                  endcase
begin
                                  @(\i0 , \i1 , \s ) /*
  process (i0, i1, s)
                                  sensitivity list for process
    begin
      case (s) is
                                  */;
        when '0' => y \le i0;
                                  end
        when others => y <= i1; endmodule
      end case;
  end process;
end mux2to1_rtl;
```

vhdlpp


Adding new features:

- Parser rules
- Elaborate
- Emit


Status

- Procedures & functions
- Loops, including for .. generate
- Typedefs / subtypes
- Arrays, records
- Some of attributes (e.g. 'event, 'range)
- 80+ tests for VHDL & over 2000 for Verilog & SV

Alternative approach



Another method



More information

Official website

http://iverilog.icarus.com/

Wiki

http://iverilog.wikia.com/

Github repository:

In a Nutshell, Icarus Verilog...

...has had 7,561 commits made by 36 contributors

representing 175,756 lines of code

...is mostly written in C++

with an average number of source code comments

...has a well established, mature codebase

maintained by a large development team

with increasing Y-O-Y commits

...took an estimated 46 years of effort (COCOMO model)

starting with its first commit in November, 1998

ending with its most recent commit 22 days ago

[source: https://www.openhub.net/p/iverilog]

https://github.com/steveicarus/iverilog/

https://github.com/steveicarus/ivtest/