## 2.8 Instruction Set Summary

The processor implements a version of the Thumb instruction set. Table 2-13 on page 113 lists the supported instructions.

Note: In Table 2-13 on page 113:

- Angle brackets, <>, enclose alternative forms of the operand
- Braces, {}, enclose optional operands
- The Operands column is not exhaustive
- Op2 is a flexible second operand that can be either a register or a constant
- Most instructions can use an optional condition code suffix

For more information on the instructions and operands, see the instruction descriptions in the *ARM*® *Cortex*™-*M4 Technical Reference Manual*.

Table 2-13. Cortex-M4F Instruction Summary

Mnemonic	Operands	Brief Description	Flags
ADC, ADCS	{Rd,} Rn, Op2	Add with carry	N,Z,C,V
ADD, ADDS	{Rd,} Rn, Op2	Add	N,Z,C,V
ADD, ADDW	{Rd,} Rn , #imm12	Add	-
ADR	Rd, label	Load PC-relative address	-
AND, ANDS	{Rd,} Rn, Op2	Logical AND	N,Z,C
ASR, ASRS	Rd, Rm, <rs #n></rs #n>	Arithmetic shift right	N,Z,C
В	label	Branch	-
BFC	Rd, #lsb, #width	Bit field clear	-
BFI	Rd, Rn, #lsb, #width	Bit field insert	-
BIC, BICS	{Rd,} Rn, Op2	Bit clear	N,Z,C
ВКРТ	#imm	Breakpoint	-
BL	label	Branch with link	-
BLX	Rm	Branch indirect with link	-
вх	Rm	Branch indirect	-
CBNZ	Rn, label	Compare and branch if non-zero	-

Table 2-13. Cortex-M4F Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags
CBZ	Rn, label	Compare and branch if zero	-
CLREX	-	Clear exclusive	-
CLZ	Rd, Rm	Count leading zeros	-
CMN	Rn, Op2	Compare negative	N,Z,C,V
CMP	Rn, Op2	Compare	N,Z,C,V
CPSID	i	Change processor state, disable interrupts	-
CPSIE	i	Change processor state, enable interrupts	-
DMB	-	Data memory barrier	-
DSB	-	Data synchronization barrier	-
EOR, EORS	{Rd,} Rn, Op2	Exclusive OR	N,Z,C
ISB	-	Instruction synchronization barrier	-
IT	-	If-Then condition block	-
LDM	Rn{!}, reglist	Load multiple registers, increment after	-
LDMDB, LDMEA	Rn{!}, reglist	Load multiple registers, decrement before	-
LDMFD, LDMIA	Rn{!}, reglist	Load multiple registers, increment after	-
LDR	Rt, [Rn, #offset]	Load register with word	-
LDRB, LDRBT	Rt, [Rn, #offset]	Load register with byte	-
LDRD	Rt, Rt2, [Rn, #offset]	Load register with two bytes	-
LDREX	Rt, [Rn, #offset]	Load register exclusive	-
LDREXB	Rt, [Rn]	Load register exclusive with byte	-
LDREXH	Rt, [Rn]	Load register exclusive with halfword	-
LDRH, LDRHT	Rt, [Rn, #offset]	Load register with halfword	-
LDRSB, LDRSBT	Rt, [Rn, #offset]	Load register with signed byte	-
LDRSH, LDRSHT	Rt, [Rn, #offset]	Load register with signed halfword	-
LDRT	Rt, [Rn, #offset]	Load register with word	-
LSL, LSLS	Rd, Rm, <rs #n=""  =""></rs>	Logical shift left	N,Z,C
LSR, LSRS	Rd, Rm, <rs #n=""  =""></rs>	Logical shift right	N,Z,C
MLA	Rd, Rn, Rm, Ra	Multiply with accumulate, 32-bit result	-
MLS	Rd, Rn, Rm, Ra	Multiply and subtract, 32-bit result	-
MOV, MOVS	Rd, Op2	Move	N,Z,C
MOV, MOVW	Rd, #imm16	Move 16-bit constant	N,Z,C
MOVT	Rd, #imm16	Move top	-
MRS	Rd, spec_reg	Move from special register to general register	-
MSR	spec_reg, Rm	Move from general register to special register	N,Z,C,V
MUL, MULS	{Rd,} Rn, Rm	Multiply, 32-bit result	N,Z
MVN, MVNS	Rd, Op2	Move NOT	N,Z,C
NOP	-	No operation	-
ORN, ORNS	{Rd,} Rn, Op2	Logical OR NOT	N,Z,C

Table 2-13. Cortex-M4F Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags
ORR, ORRS	{Rd,} Rn, Op2	Logical OR	N,Z,C
PKHTB, PKHBT	{Rd,} Rn, Rm, Op2	Pack halfword	-
POP	reglist	Pop registers from stack	-
PUSH	reglist	Push registers onto stack	-
QADD	{Rd,} Rn, Rm	Saturating add	Q
QADD16	{Rd,} Rn, Rm	Saturating add 16	-
QADD8	{Rd,} Rn, Rm	Saturating add 8	-
QASX	{Rd,} Rn, Rm	Saturating add and subtract with exchange	-
QDADD	{Rd,} Rn, Rm	Saturating double and add	Q
QDSUB	{Rd,} Rn, Rm	Saturating double and subtract	Q
QSAX	{Rd,} Rn, Rm	Saturating subtract and add with exchange	-
QSUB	{Rd,} Rn, Rm	Saturating subtract	Q
QSUB16	{Rd,} Rn, Rm	Saturating subtract 16	-
QSUB8	{Rd,} Rn, Rm	Saturating subtract 8	-
RBIT	Rd, Rn	Reverse bits	-
REV	Rd, Rn	Reverse byte order in a word	-
REV16	Rd, Rn	Reverse byte order in each halfword	-
REVSH	Rd, Rn	Reverse byte order in bottom halfword and sign extend	-
ROR, RORS	Rd, Rm, <rs #n></rs #n>	Rotate right	N,Z,C
RRX, RRXS	Rd, Rm	Rotate right with extend	N,Z,C
RSB, RSBS	{Rd,} Rn, Op2	Reverse subtract	N,Z,C,V
SADD16	{Rd,} Rn, Rm	Signed add 16	GE
SADD8	{Rd,} Rn, Rm	Signed add 8	GE
SASX	{Rd,} Rn, Rm	Signed add and subtract with exchange	GE
SBC, SBCS	{Rd,} Rn, Op2	Subtract with carry	N,Z,C,V
SBFX	Rd, Rn, #lsb, #width	Signed bit field extract	-
SDIV	{Rd,} Rn, Rm	Signed divide	-
SEL	{Rd,} Rn, Rm	Select bytes	-
SEV	-	Send event	-
SHADD16	{Rd,} Rn, Rm	Signed halving add 16	-
SHADD8	{Rd,} Rn, Rm	Signed halving add 8	-
SHASX	{Rd,} Rn, Rm	Signed halving add and subtract with exchange	-
SHSAX	{Rd,} Rn, Rm	Signed halving add and subtract with exchange	-
SHSUB16	{Rd,} Rn, Rm	Signed halving subtract 16	-
SHSUB8	{Rd,} Rn, Rm	Signed halving subtract 8	-
	· · · · · · · · · · · · · · · · · · ·	•	

Table 2-13. Cortex-M4F Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags
SMLABB,	Rd, Rn, Rm, Ra	Signed multiply accumulate long	Q
SMLABT,		(halfwords)	
SMLATB,			
SMLATT			
SMLAD,	Rd, Rn, Rm, Ra	Signed multiply accumulate dual	Q
SMLADX			
SMLAL	RdLo, RdHi, Rn, Rm	Signed multiply with accumulate (32x32+64), 64-bit result	-
SMLALBB,	RdLo, RdHi, Rn, Rm	Signed multiply accumulate long	-
SMLALBT,		(halfwords)	
SMLALTB,			
SMLALTT			
SMLALD, SMLALDX	RdLo, RdHi, Rn, Rm	Signed multiply accumulate long dual	-
SMLAWB, SMLAWT	Rd, Rn, Rm, Ra	Signed multiply accumulate, word by halfword	Q
SMLSD	Rd, Rn, Rm, Ra	Signed multiply subtract dual	Q
SMLSDX			
SMLSLD	RdLo, RdHi, Rn, Rm	Signed multiply subtract long dual	
SMLSLDX			
SMMLA	Rd, Rn, Rm, Ra	Signed most significant word multiply accumulate	-
SMMLS,	Rd, Rn, Rm, Ra	Signed most significant word multiply	-
SMMLR		subtract	
SMMUL,	{Rd,} Rn, Rm	Signed most significant word multiply	-
SMMULR			
SMUAD	{Rd,} Rn, Rm	Signed dual multiply add	Q
SMUADX			
SMULBB,	{Rd,} Rn, Rm	Signed multiply halfwords	-
SMULBT,			
SMULTB,			
SMULTT			
SMULL	RdLo, RdHi, Rn, Rm	Signed multiply (32x32), 64-bit result	-
SMULWB,	{Rd,} Rn, Rm	Signed multiply by halfword	-
SMULWT			
SMUSD,	{Rd,} Rn, Rm	Signed dual multiply subtract	-
SMUSDX			
SSAT	Rd, #n, Rm {,shift #s}	Signed saturate	Q
SSAT16	Rd, #n, Rm	Signed saturate 16	Q
SSAX	{Rd,} Rn, Rm	Saturating subtract and add with exchange	GE
SSUB16	{Rd,} Rn, Rm	Signed subtract 16	-
SSUB8	{Rd,} Rn, Rm	Signed subtract 8	-
STM	Rn{!}, reglist	Store multiple registers, increment after	<u> </u>
OIL	Kii{:}, regrist	Joine multiple registers, increment after	<u> </u>

Table 2-13. Cortex-M4F Instruction Summary (continued)

STMDB, STMEA  Rn{!}, reglist  Store multiple registers before  STMFD, STMIA  Rn{!}, reglist  Store multiple registers  STR  Rt, [Rn {, #offset}]  Store register word  STRB, STRBT  Rt, [Rn {, #offset}]  Store register byte  STRD  Rt, Rt2, [Rn {, #offset}]  Store register two word  STREX  Rt, Rt, [Rn {, #offset}]  Store register exclusive  STREXB  Rd, Rt, [Rn]  Store register exclusive  STREXH  Rd, Rt, [Rn]  Store register exclusive  STREXH  Rd, Rt, [Rn]  Store register exclusive  STREXH  STREY  Rt, [Rn {, #offset}]  Store register halfword  STRSB, STRSBT  Rt, [Rn {, #offset}]  Store register signed b  STRSH, STRSHT  Rt, [Rn {, #offset}]  Store register signed b  STRSH, STRSHT  Rt, [Rn {, #offset}]  Store register word  SUB, SUBS  {Rd,} Rn, Op2  Subtract	s, increment after ds - e byte - e halfword yte -
Rt, [Rn {, #offset}] Store register word  STRB, STRBT Rt, [Rn {, #offset}] Store register byte  STRD Rt, Rt2, [Rn {, #offset}] Store register two word  STREX Rt, Rt, [Rn {, #offset}] Store register exclusive  STREXB Rd, Rt, [Rn] Store register exclusive  STREXH Rd, Rt, [Rn] Store register exclusive  STREXH Rd, Rt, [Rn] Store register exclusive  STREXH Rt, [Rn {, #offset}] Store register halfword  STRSB, STRSBT Rt, [Rn {, #offset}] Store register signed b  STRSH, STRSHT Rt, [Rn {, #offset}] Store register signed h  STRSH, STRSHT Rt, [Rn {, #offset}] Store register signed h  STRT Rt, [Rn {, #offset}] Store register word	
STRB, STRBT       Rt, [Rn {, #offset}]       Store register byte         STRD       Rt, Rt2, [Rn {, #offset}]       Store register two word         STREX       Rt, Rt, [Rn {, #offset}]       Store register exclusive         STREXB       Rd, Rt, [Rn]       Store register exclusive         STREXH       Rd, Rt, [Rn]       Store register exclusive         STREXH       Rt, [Rn {, #offset}]       Store register halfword         STRH, STRHT       Rt, [Rn {, #offset}]       Store register signed b         STRSH, STRSHT       Rt, [Rn {, #offset}]       Store register signed h         STRT       Rt, [Rn {, #offset}]       Store register word	e - e byte - e halfword - yte - alfword -
Rt, Rt2, [Rn {, #offset}] Store register two word  STREX Rt, Rt, [Rn {, #offset}] Store register exclusive  STREXB Rd, Rt, [Rn] Store register exclusive  STREXH Rd, Rt, [Rn] Store register exclusive  STREXH Rd, Rt, [Rn] Store register exclusive  STRH, STRHT Rt, [Rn {, #offset}] Store register halfword  STRSB, STRSBT Rt, [Rn {, #offset}] Store register signed b  STRSH, STRSHT Rt, [Rn {, #offset}] Store register signed h  STRSH, STRSHT Rt, [Rn {, #offset}] Store register signed h  STRT Rt, [Rn {, #offset}] Store register word	e - e byte - e halfword - yte - alfword -
Rt, Rt, [Rn {, #offset}]  Store register exclusive STREXB  Rd, Rt, [Rn]  Store register exclusive STREXH  Rd, Rt, [Rn]  Store register exclusive STRH, STRHT  Rt, [Rn {, #offset}]  Store register halfword STRSB, STRSBT  Rt, [Rn {, #offset}]  Store register signed b STRSH, STRSHT  Rt, [Rn {, #offset}]  Store register signed h STRSH, STRSHT  Rt, [Rn {, #offset}]  Store register word	e - e byte - e halfword - yte - alfword -
STREXB       Rd, Rt, [Rn]       Store register exclusive         STREXH       Rd, Rt, [Rn]       Store register exclusive         STRH, STRHT       Rt, [Rn {, #offset}]       Store register halfword         STRSB, STRSBT       Rt, [Rn {, #offset}]       Store register signed b         STRSH, STRSHT       Rt, [Rn {, #offset}]       Store register signed h         STRT       Rt, [Rn {, #offset}]       Store register word	e byte - e halfword - yte - alfword -
STREXH       Rd, Rt, [Rn]       Store register exclusive         STRH, STRHT       Rt, [Rn {, #offset}]       Store register halfword         STRSB, STRSBT       Rt, [Rn {, #offset}]       Store register signed b         STRSH, STRSHT       Rt, [Rn {, #offset}]       Store register signed h         STRT       Rt, [Rn {, #offset}]       Store register word	yte - alfword
STRH, STRHT  Rt, [Rn {, #offset}]  Store register halfword  STRSB, STRSBT  Rt, [Rn {, #offset}]  Store register signed b  STRSH, STRSHT  Rt, [Rn {, #offset}]  Store register signed h  STRT  Rt, [Rn {, #offset}]  Store register word	yte - alfword -
STRSB, STRSBT Rt, [Rn {, #offset}] Store register signed b STRSH, STRSHT Rt, [Rn {, #offset}] Store register signed h STRT Rt, [Rn {, #offset}] Store register word	yte - alfword - -
STRSH, STRSHT Rt, [Rn {, #offset}] Store register signed h. STRT Rt, [Rn {, #offset}] Store register word	alfword -
STRT Rt, [Rn {, #offset}] Store register word	-
	- N.Z.C.
SUB, SUBS {Rd,} Rn, Op2 Subtract	N.Z.C.
	, = / = /
SUB, SUBW {Rd,} Rn, #imm12 Subtract 12-bit constar	nt N,Z,C,
svc #imm Supervisor call	-
SXTAB {Rd,} Rn, Rm, {,ROR #} Extend 8 bits to 32 and	l add -
SXTAB16 {Rd,} Rn, Rm,{,ROR #} Dual extend 8 bits to 16	6 and add -
SXTAH {Rd,} Rn, Rm,{,ROR #} Extend 16 bits to 32 an	ıd add -
SXTB16 {Rd,} Rm {,ROR #n} Signed extend byte 16	-
SXTB $\{Rd,\}$ Rm $\{ROR \#n\}$ Sign extend a byte	-
SXTH {Rd,} Rm {,ROR #n} Sign extend a halfword	-
TBB [Rn, Rm] Table branch byte	-
TBH [Rn, Rm, LSL #1] Table branch halfword	-
TEQ Rn, Op2 Test equivalence	N,Z,C
TST Rn, Op2 Test	N,Z,C
UADD16 {Rd,} Rn, Rm Unsigned add 16	GE
UADD8 {Rd,} Rn, Rm Unsigned add 8	GE
UASX {Rd,} Rn, Rm Unsigned add and subtreachange	tract with GE
UHADD16 {Rd,} Rn, Rm Unsigned halving add	16 -
UHADD8 {Rd,} Rn, Rm Unsigned halving add 8	3 -
UHASX {Rd,} Rn, Rm Unsigned halving add a exchange	and subtract with -
UHSAX {Rd,} Rn, Rm Unsigned halving subtrexchange	act and add with -
UHSUB16 {Rd,} Rn, Rm Unsigned halving subtr	act 16 -
UHSUB8 {Rd,} Rn, Rm Unsigned halving subtr	act 8 -
UBFX Rd, Rn, #1sb, #width Unsigned bit field extra	ct -
UDIV {Rd,} Rn, Rm Unsigned divide	-
UMAAL RdLo, RdHi, Rn, Rm Unsigned multiply accurate accumulate long (32x3 result	

Table 2-13. Cortex-M4F Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags
UMLAL	RdLo, RdHi, Rn, Rm	Unsigned multiply with accumulate (32x32+32+32), 64-bit result	-
UMULL	RdLo, RdHi, Rn, Rm	Unsigned multiply (32x 2), 64-bit result	-
UQADD16	{Rd,} Rn, Rm	Unsigned Saturating Add 16	-
UQADD8	{Rd,} Rn, Rm	Unsigned Saturating Add 8	-
UQASX	{Rd,} Rn, Rm	Unsigned Saturating Add and Subtract with Exchange	-
UQSAX	{Rd,} Rn, Rm	Unsigned Saturating Subtract and Add with Exchange	-
UQSUB16	{Rd,} Rn, Rm	Unsigned Saturating Subtract 16	-
UQSUB8	{Rd,} Rn, Rm	Unsigned Saturating Subtract 8	-
USAD8	{Rd,} Rn, Rm	Unsigned Sum of Absolute Differences	-
USADA8	{Rd,} Rn, Rm, Ra	Unsigned Sum of Absolute Differences and Accumulate	-
USAT	Rd, #n, Rm {,shift #s}	Unsigned Saturate	Q
USAT16	Rd, #n, Rm	Unsigned Saturate 16	Q
USAX	{Rd,} Rn, Rm	Unsigned Subtract and add with Exchange	GE
USUB16	{Rd,} Rn, Rm	Unsigned Subtract 16	GE
USUB8	{Rd,} Rn, Rm	Unsigned Subtract 8	GE
UXTAB	{Rd,} Rn, Rm, {,ROR #}	Rotate, extend 8 bits to 32 and Add	-
UXTAB16	{Rd,} Rn, Rm, {,ROR #}	Rotate, dual extend 8 bits to 16 and Add	-
UXTAH	{Rd,} Rn, Rm, {,ROR #}	Rotate, unsigned extend and Add Halfword	-
UXTB	{Rd,} Rm, {,ROR #n}	Zero extend a Byte	-
UXTB16	{Rd,} Rm, {,ROR #n}	Unsigned Extend Byte 16	-
UXTH	{Rd,} Rm, {,ROR #n}	Zero extend a Halfword	-
VABS.F32	Sd, Sm	Floating-point Absolute	-
VADD.F32	{Sd,} Sn, Sm	Floating-point Add	-
VCMP.F32	Sd, <sm #0.0=""  =""></sm>	Compare two floating-point registers, or one floating-point register and zero	FPSCR
VCMPE.F32	Sd, <sm #0.0=""  =""></sm>	Compare two floating-point registers, or one floating-point register and zero with Invalid Operation check	
VCVT.S32.F32	Sd, Sm	Convert between floating-point and integer	-
VCVT.S16.F32	Sd, Sd, #fbits	Convert between floating-point and fixed point	-
VCVTR.S32.F32	Sd, Sm	Convert between floating-point and integer with rounding	-
VCVT <b h>.F32.F16</b h>	Sd, Sm	Converts half-precision value to single-precision	-
VCVTT <b t>.F32.F16</b t>	Sd, Sm	Converts single-precision register to half-precision	-
VDIV.F32	{Sd,} Sn, Sm	Floating-point Divide	-
VFMA.F32	{Sd,} Sn, Sm	Floating-point Fused Multiply Accumulate	-

Table 2-13. Cortex-M4F Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags
VFNMA.F32	{Sd,} Sn, Sm	Floating-point Fused Negate Multiply Accumulate	-
VFMS.F32	{Sd,} Sn, Sm	Floating-point Fused Multiply Subtract	-
VFNMS.F32	{Sd,} Sn, Sm	Floating-point Fused Negate Multiply Subtract	-
VLDM.F<32   64>	Rn{!}, list	Load Multiple extension registers	-
VLDR.F<32   64>	<dd sd>, [Rn]</dd sd>	Load an extension register from memory	-
VLMA.F32	{Sd,} Sn, Sm	Floating-point Multiply Accumulate	-
VLMS.F32	{Sd,} Sn, Sm	Floating-point Multiply Subtract	-
VMOV.F32	Sd, #imm	Floating-point Move immediate	-
VMOV	Sd, Sm	Floating-point Move register	-
VMOV	Sn, Rt	Copy ARM core register to single precision	-
VMOV	Sm, Sm1, Rt, Rt2	Copy 2 ARM core registers to 2 single precision	-
VMOV	Dd[x], Rt	Copy ARM core register to scalar	-
VMOV	Rt, Dn[x]	Copy scalar to ARM core register	-
VMRS	Rt, FPSCR	Move FPSCR to ARM core register or APSR	N,Z,C,V
VMSR	FPSCR, Rt	Move to FPSCR from ARM Core register	FPSCR
VMUL.F32	{Sd,} Sn, Sm	Floating-point Multiply	-
VNEG.F32	Sd, Sm	Floating-point Negate	-
VNMLA.F32	{Sd,} Sn, Sm	Floating-point Multiply and Add	-
VNMLS.F32	{Sd,} Sn, Sm	Floating-point Multiply and Subtract	-
VNMUL	{Sd,} Sn, Sm	Floating-point Multiply	-
VPOP	list	Pop extension registers	-
VPUSH	list	Push extension registers	-
VSQRT.F32	Sd, Sm	Calculates floating-point Square Root	-
VSTM	Rn{!}, list	Floating-point register Store Multiple	-
VSTR.F3<32   64>	Sd, [Rn]	Stores an extension register to memory	-
VSUB.F<32   64>	{Sd,} Sn, Sm	Floating-point Subtract	-
WFE	-	Wait for event	-
WFI	-	Wait for interrupt	-