

MIXED SIGNAL MICROCONTROLLER

FEATURES

- Low Supply-Voltage Range:
 3.6 V Down to 1.8 V
- Ultralow Power Consumption
 - Active Mode (AM):
 All System Clocks Active
 290 μA/MHz at 8 MHz, 3.0 V, Flash Program
 Execution (Typical)
 150 μA/MHz at 8 MHz, 3.0 V, RAM Program
 Execution (Typical)
 - Standby Mode (LPM3):
 Real-Time Clock With Crystal, Watchdog, and Supply Supervisor Operational, Full RAM Retention, Fast Wake-Up:
 1.9 μA at 2.2 V, 2.1 μA at 3.0 V (Typical)
 Low-Power Oscillator (VLO), General-Purpose Counter, Watchdog, and Supply Supervisor Operational, Full RAM Retention, Fast Wake-Up:
 1.4 μA at 3.0 V (Typical)
 - Off Mode (LPM4):
 Full RAM Retention, Supply Supervisor
 Operational, Fast Wake-Up:
 1.1 μA at 3.0 V (Typical)
 - Shutdown Mode (LPM4.5):
 0.18 μA at 3.0 V (Typical)
- Wake-Up From Standby Mode in 3.5 μs (Typical)
- 16-Bit RISC Architecture, Extended Memory, up to 25-MHz System Clock
- Flexible Power Management System
 - Fully Integrated LDO With Programmable Regulated Core Supply Voltage
 - Supply Voltage Supervision, Monitoring, and Brownout
- Unified Clock System
 - FLL Control Loop for Frequency Stabilization
 - Low-Power Low-Frequency Internal Clock Source (VLO)
 - Low-Frequency Trimmed Internal Reference Source (REFO)
 - 32-kHz Watch Crystals (XT1)
 - High-Frequency Crystals up to 32 MHz (XT2)

- 16-Bit Timer TA0, Timer_A With Five Capture/Compare Registers
- 16-Bit Timer TA1, Timer_A With Three Capture/Compare Registers
- 16-Bit Timer TA2, Timer_A With Three Capture/Compare Registers
- 16-Bit Timer TB0, Timer_B With Seven Capture/Compare Shadow Registers
- Two Universal Serial Communication Interfaces
 - USCI_A0 and USCI_A1 Each Support:
 - Enhanced UART Supports Auto-Baudrate Detection
 - IrDA Encoder and Decoder
 - Synchronous SPI
 - USCI_B0 and USCI_B1 Each Support:
 - $-I^2C^{TM}$
 - Synchronous SPI
- Full-Speed Universal Serial Bus (USB)
 - Integrated USB-PHY
 - Integrated 3.3-V and 1.8-V USB Power System
 - Integrated USB-PLL
 - Eight Input, Eight Output Endpoints
- 12-Bit Analog-to-Digital (A/D) Converter (MSP430F552x Only) With Internal Reference, Sample-and-Hold, and Autoscan Feature
- Comparator
- Hardware Multiplier Supporting 32-Bit Operations
- Serial Onboard Programming, No External Programming Voltage Needed
- Three Channel Internal DMA
- Basic Timer With Real-Time Clock Feature
- Family Members are Summarized in Table 1
- For Complete Module Descriptions, See the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



DESCRIPTION

The Texas Instruments MSP430TM family of ultralow-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with extensive low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in 3.5 μ s (typical).

The MSP430F5529, MSP430F5527, MSP430F5525, and MSP430F5521 are microcontroller configurations with integrated USB and PHY supporting USB 2.0, four 16-bit timers, a high-performance 12-bit analog-to-digital converter (ADC), two universal serial communication interfaces (USCI), hardware multiplier, DMA, real-time clock module with alarm capabilities, and 63 I/O pins. The MSP430F5528, MSP430F5526, MSP430F5524, and MSP430F5522 include all of these peripherals but have 47 I/O pins.

The MSP430F5519, MSP430F5517, and MSP430F5515 are microcontroller configurations with integrated USB and PHY supporting USB 2.0, four 16-bit timers, two universal serial communication interfaces (USCI), hardware multiplier, DMA, real time clock module with alarm capabilities, and 63 I/O pins. The MSP430F5514 and MSP430FF5513 include all of these peripherals but have 47 I/O pins.

Typical applications include analog and digital sensor systems, data loggers, and others that require connectivity to various USB hosts.

Family members available are summarized in Table 1.

Table 1. Family Members

						201				
					US	SCI				
Device	Flash (KB)	SRAM (KB) ⁽¹⁾	Timer_A ⁽²⁾	Timer_B ⁽³⁾	Channel A: UART, IrDA, SPI	Channel B: SPI, I ² C	ADC12_A (Ch)	Comp_B (Ch)	I/O	Package Type
MSP430F5529	128	8 + 2	5, 3, 3	7	2	2	14 ext, 2 int	12	63	80 PN
MSP430F5528	128	8 + 2	5, 3, 3	7	2	2	10 ext, 2 int	8	47	64 RGC, 64 YFF, 80 ZQE
MSP430F5527	96	6 + 2	5, 3, 3	7	2	2	14 ext, 2 int	12	63	80 PN
MSP430F5526	96	6 + 2	5, 3, 3	7	2	2	10 ext, 2 int	8	47	64 RGC, 64 YFF, 80 ZQE
MSP430F5525	64	4 + 2	5, 3, 3	7	2	2	14 ext, 2 int	12	63	80 PN
MSP430F5524	64	4 + 2	5, 3, 3	7	2	2	10 ext, 2 int	8	47	64 RGC, 64 YFF, 80 ZQE
MSP430F5522	32	8 + 2	5, 3, 3	7	2	2	10 ext, 2 int	8	47	64 RGC, 80 ZQE
MSP430F5521	32	6 + 2	5, 3, 3	7	2	2	14 ext, 2 int	12	63	80 PN
MSP430F5519	128	8 + 2	5, 3, 3	7	2	2	-	12	63	80 PN
MSP430F5517	96	6 + 2	5, 3, 3	7	2	2	-	12	63	80 PN
MSP430F5515	64	4 + 2	5, 3, 3	7	2	2	-	12	63	80 PN
MSP430F5514	64	4 + 2	5, 3, 3	7	2	2	-	8	47	64 RGC, 80 ZQE
MSP430F5513	32	4 + 2	5, 3, 3	7	2	2	-	8	47	64 RGC, 80 ZQE

⁽¹⁾ The additional 2 KB USB SRAM that is listed can be used as general purpose SRAM when USB is not in use.

⁽²⁾ Each number in the sequence represents an instantiation of Timer_A with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_A, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.

⁽³⁾ Each number in the sequence represents an instantiation of Timer_B with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_B, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.



Table 2. Ordering Information⁽¹⁾

		PACKAGED DEVICES ⁽²⁾											
T _A	PLASTIC 80-PIN LQFP (PN)	PLASTIC 64-PIN VQFN (RGC)	PLASTIC 64-BALL DSBGA (YFF)	PLASTIC 80-BALL BGA (ZQE)									
	MSP430F5529IPN	MSP430F5528IRGC	MSP430F5528IYFF	MSP430F5528IZQE									
	MSP430F5527IPN	MSP430F5526IRGC	MSP430F5526IYFF ⁽³⁾	MSP430F5526IZQE									
	MSP430F5525IPN	MSP430F5524IRGC	MSP430F5524IYFF ⁽³⁾	MSP430F5524IZQE									
–40°C to 85°C	MSP430F5521IPN	MSP430F5522IRGC		MSP430F5522IZQE									
	MSP430F5519IPN	MSP430F5514IRGC		MSP430F5514IZQE									
	MSP430F5517IPN	MSP430F5513IRGC		MSP430F5513IZQE									
	MSP430F5515IPN												


⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

⁽³⁾ Product preview




Functional Block Diagram - MSP430F5529IPN, MSP430F5527IPN, MSP430F5525IPN, MSP430F5521IPN






Pin Designation - MSP430F5529IPN, MSP430F5527IPN, MSP430F5525IPN, MSP430F5521IPN

PN PACKAGE (TOP VIEW)






Functional Block Diagram – MSP430F5528IRGC, MSP430F5526IRGC, MSP430F5524IRGC, MSP430F5522IRGC MSP430F5528IZQE, MSP430F5526IZQE, MSP430F5522IZQE MSP430F5528IYFF, MSP430F5526IYFF, MSP430F5524IYFF






Pin Designation – MSP430F5528IRGC, MSP430F5526IRGC, MSP430F5524IRGC, MSP430F5522IRGC

RGC PACKAGE (TOP VIEW)






Functional Block Diagram - MSP430F5519IPN, MSP430F5517IPN, MSP430F5515IPN






Pin Designation - MSP430F5519IPN, MSP430F5517IPN, MSP430F5515IPN

PN PACKAGE (TOP VIEW)






Functional Block Diagram - MSP430F5514IRGC, MSP430F5513IRGC, MSP430F5514IZQE, MSP430F5513IZQE





Pin Designation - MSP430F5514IRGC, MSP430F5513IRGC

RGC PACKAGE (TOP VIEW)





Pin Designation – MSP430F5528IZQE, MSP430F5526IZQE, MSP430F5524IZQE, MSP430F5522IZQE, MSP430F5514IZQE, MSP430F5513IZQE


ZQE PACKAGE (TOP VIEW)

P6.0 (A1)	RST/NMI	PJ.2 (A3)	TEST (A4)	AVSS2 (A5)	VUSB (A6)	VBUS	PU.1 (A8)	PU.0 (A9)
P6.2 (B1)	P6.1 (B2)	PJ.3 (B3)	P5.3 (B4)	P5.2 (B5)	V18 (B6)	PUR (B7)	VSSU (B8)	VSSU (B9)
P6.4 (C1)	P6.3 (C2)		PJ.1 (C4)	PJ.0 (C5)	Rsvd (C6)	P4.7 (C7)	P4.6 (C8)	P4.5 (C9)
P6.6 (D1)	P6.5 (D2)	P6.7 (D3)	Rsvd (D4)	Rsvd (D5)	Rsvd	P4.4 (D7)	P4.3 (D8)	P4.2 (D9)
P5.0 (E1)	P5.1 (E2)	Rsvd (E3)	Rsvd (E4)	Rsvd (E5)	Rsvd	P4.1 (E7)	P4.0 (E8)	DVCC2
P5.4 (F1)	AVCC1	Rsvd (F3)	Rsvd (F4)	Rsvd (F5)	Rsvd (F6)	Rsvd (F7)	Rsvd	DVSS2 (F9)
P5.5 (G1)	AVSS1	Rsvd (G3)	P1.3 (G4)	P1.6 (G5)	P2.1 (G6)	P3.4 (G7)	P3.2 (G8)	P3.3 (G9)
DVCC1	P1.0	P1.1 (H3)	P1.4 (H4)	P1.7 (H5)	P2.3 (H6)	P2.7 (H7)	P3.0 (H8)	P3.1 (H9)
DVSS1 (J1)	VCORE	P1.2 (J3)	P1.5 (J4)	P2.0 (J5)	P2.2 (J6)	P2.4 (J7)	P2.5 (J8)	P2.6 (J9)



Pin Designation – MSP430F5528IYFF, MSP430F5526IYFF, MSP430F5524IYFF

YFF PACKAGE (TOP VIEW)



Package Dimensions

The package dimensions for this YFF package are shown in Table 3. See the package drawing at the end of this data sheet for more details.

Table 3. YFF Package Dimensions

PACKAGED DEVICES	D	E
MSP430F5528 MSP430F5526 MSP430F5524	3.76 ± 0.03	3.76 ± 0.03



Table 4. Terminal Functions

TERM	/INAL					
NAME		N	10.		I/O ⁽¹⁾	DESCRIPTION
NAME	PN	RGC	YFF	ZQE		
P6.4/CB4/A4	1	5	B2	C1	I/O	General-purpose digital I/O Comparator_B input CB4 Analog input A4 – ADC (not available on F551x devices)
P6.5/CB5/A5	2	6	В3	D2	I/O	General-purpose digital I/O Comparator_B input CB5 Analog input A5 – ADC (not available on F551x devices)
P6.6/CB6/A6	3	7	A2	D1	I/O	General-purpose digital I/O Comparator_B input CB6 Analog input A6 – ADC (not available on F551x devices)
P6.7/CB7/A7	4	8	C5	D3	I/O	General-purpose digital I/O Comparator_B input CB7 Analog input A7 – ADC (not available on F551x devices)
P7.0/CB8/A12	5	N/A	N/A	N/A	I/O	General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) Comparator_B input CB8 (not available on F5528, F5526, F5524, F5514, F5513 devices) Analog input A12 – ADC (not available on F551x devices)
P7.1/CB9/A13	6	N/A	N/A	N/A	I/O	General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) Comparator_B input CB9 (not available on F5528, F5526, F5524, F5514, F5513 devices) Analog input A13 – ADC (not available on F551x devices)
P7.2/CB10/A14	7	N/A	N/A	N/A	I/O	General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) Comparator_B input CB10 (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) Analog input A14 – ADC (not available on F551x devices)
P7.3/CB11/A15	8	N/A	N/A	N/A	I/O	General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) Comparator_B input CB11 (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) Analog input A15 – ADC (not available on F551x devices)
P5.0/A8/VREF+/VeREF+	9	9	B4	E1	I/O	General-purpose digital I/O Output of reference voltage to the ADC (not available on F551x devices) Input for an external reference voltage to the ADC (not available on F551x devices) Analog input A8 – ADC (not available on F551x devices)
P5.1/A9/VREF-/VeREF-	10	10	B5	E2	I/O	General-purpose digital I/O Negative terminal for the ADC reference voltage for both sources, the internal reference voltage, or an external applied reference voltage (not available on F551x devices) Analog input A9 – ADC (not available on F551x devices)
AVCC1	11	11	A3	F2		Analog power supply
P5.4/XIN	12	12	A5	F1	I/O	General-purpose digital I/O Input terminal for crystal oscillator XT1
P5.5/XOUT	13	13	A6	G1	I/O	General-purpose digital I/O Output terminal of crystal oscillator XT1



TERMINAL						, ,
NAME		N	10.		I/O ⁽¹⁾	DESCRIPTION
NAME	PN	RGC	YFF	ZQE		
AVSS1	14	14	A4	G2		Analog ground supply
P8.0	15	N/A	N/A	N/A	I/O	General-purpose digital I/O
P8.1	16	N/A	N/A	N/A	I/O	General-purpose digital I/O
P8.2	17	N/A	N/A	N/A	I/O	General-purpose digital I/O
DVCC1	18	15	A7	H1		Digital power supply
DVSS1	19	16	A8	J1		Digital ground supply
VCORE ⁽²⁾	20	17	B8	J2		Regulated core power supply output (internal use only, no external current loading)
P1.0/TA0CLK/ACLK	21	18	B7	H2	I/O	General-purpose digital I/O with port interrupt TA0 clock signal TA0CLK input ACLK output (divided by 1, 2, 4, 8, 16, or 32)
P1.1/TA0.0	22	19	В6	НЗ	I/O	General-purpose digital I/O with port interrupt TA0 CCR0 capture: CCI0A input, compare: Out0 output BSL transmit output
P1.2/TA0.1	23	20	C6	J3	I/O	General-purpose digital I/O with port interrupt TA0 CCR1 capture: CCI1A input, compare: Out1 output BSL receive input
P1.3/TA0.2	24	21	C8	G4	I/O	General-purpose digital I/O with port interrupt TA0 CCR2 capture: CCI2A input, compare: Out2 output
P1.4/TA0.3	25	22	C7	H4	I/O	General-purpose digital I/O with port interrupt TA0 CCR3 capture: CCl3A input compare: Out3 output
P1.5/TA0.4	26	23	D6	J4	I/O	General-purpose digital I/O with port interrupt TA0 CCR4 capture: CCI4A input, compare: Out4 output
P1.6/TA1CLK/CBOUT	27	24	D7	G5	I/O	General-purpose digital I/O with port interrupt TA1 clock signal TA1CLK input Comparator_B output
P1.7/TA1.0	28	25	D8	H5	I/O	General-purpose digital I/O with port interrupt TA1 CCR0 capture: CCI0A input, compare: Out0 output
P2.0/TA1.1	29	26	E5	J5	I/O	General-purpose digital I/O with port interrupt TA1 CCR1 capture: CCI1A input, compare: Out1 output
P2.1/TA1.2	30	27	E8	G6	I/O	General-purpose digital I/O with port interrupt TA1 CCR2 capture: CCI2A input, compare: Out2 output
P2.2/TA2CLK/SMCLK	31	28	E7	J6	I/O	General-purpose digital I/O with port interrupt TA2 clock signal TA2CLK input SMCLK output
P2.3/TA2.0	32	29	E6	H6	I/O	General-purpose digital I/O with port interrupt TA2 CCR0 capture: CCI0A input, compare: Out0 output
P2.4/TA2.1	33	30	F8	J7	I/O	General-purpose digital I/O with port interrupt TA2 CCR1 capture: CCI1A input, compare: Out1 output
P2.5/TA2.2	34	31	F7	J8	I/O	General-purpose digital I/O with port interrupt TA2 CCR2 capture: CCI2A input, compare: Out2 output
P2.6/RTCCLK/DMAE0	35	32	F6	J9	I/O	General-purpose digital I/O with port interrupt RTC clock output for calibration DMA external trigger input

²⁾ VCORE is for internal use only. No external current loading is possible. VCORE should only be connected to the recommended capacitor value, C_{VCORE}.



TERMINAL						
NAME	D 11		10. VEE	705	I/O ⁽¹⁾	DESCRIPTION
P2.7/UCB0STE/UCA0CLK	PN 36	RGC 33	YFF H8	H7	I/O	General-purpose digital I/O with port interrupt Slave transmit enable – USCI_B0 SPI mode Clock signal input – USCI_A0 SPI slave mode Clock signal output – USCI_A0 SPI master mode
P3.0/UCB0SIMO/UCB0SDA	37	34	G8	H8	I/O	General-purpose digital I/O Slave in, master out – USCI_B0 SPI mode I2C data – USCI_B0 I2C mode
P3.1/UCB0SOMI/UCB0SCL	38	35	H7	H9	I/O	General-purpose digital I/O Slave out, master in – USCI_B0 SPI mode I2C clock – USCI_B0 I2C mode
P3.2/UCB0CLK/UCA0STE	39	36	G7	G8	I/O	General-purpose digital I/O Clock signal input – USCI_B0 SPI slave mode Clock signal output – USCI_B0 SPI master mode Slave transmit enable – USCI_A0 SPI mode
P3.3/UCA0TXD/UCA0SIMO	40	37	G6	G9	I/O	General-purpose digital I/O Transmit data – USCI_A0 UART mode Slave in, master out – USCI_A0 SPI mode
P3.4/UCA0RXD/UCA0SOMI	41	38	G5	G7	I/O	General-purpose digital I/O Receive data – USCI_A0 UART mode Slave out, master in – USCI_A0 SPI mode
P3.5/TB0.5	42	N/A	N/A	N/A	I/O	General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) TB0 CCR5 capture: CCI5A input, compare: Out5 output
P3.6/TB0.6	43	N/A	N/A	N/A	I/O	General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) TB0 CCR6 capture: CCl6A input, compare: Out6 output
P3.7/TB0OUTH/SVMOUT	44	N/A	N/A	N/A	I/O	General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) Switch all PWM outputs high impedance input – TB0 (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) SVM output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
P4.0/PM_UCB1STE/ PM_UCA1CLK	45	41	F5	E8	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Slave transmit enable – USCI_B1 SPI mode Default mapping: Clock signal input – USCI_A1 SPI slave mode Default mapping: Clock signal output – USCI_A1 SPI master mode
P4.1/PM_UCB1SIMO/ PM_UCB1SDA	46	42	H4	E7	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Slave in, master out – USCI_B1 SPI mode Default mapping: I2C data – USCI_B1 I2C mode
P4.2/PM_UCB1SOMI/ PM_UCB1SCL	47	43	G4	D9	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Slave out, master in – USCI_B1 SPI mode Default mapping: I2C clock – USCI_B1 I2C mode



TERMINAL					erminar i unctions (continueu)			
		N	10.		I/O ⁽¹⁾	DESCRIPTION		
NAME	PN	RGC	YFF	ZQE				
P4.3/PM_UCB1CLK/						General-purpose digital I/O with reconfigurable port mapping secondary function		
PM_UCA1STE	48	44	F4	D8	I/O	Default mapping: Clock signal input – USCI_B1 SPI slave mode Default mapping: Clock signal output – USCI_B1 SPI master mode		
						Default mapping: Slave transmit enable – USCI_A1 SPI mode		
DVSS2	49	39	H6	F9		Digital ground supply		
DVCC2	50	40	H5	E9		Digital power supply		
P4.4/PM_UCA1TXD/ PM_UCA1SIMO	51	45	НЗ	D7	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Transmit data – USCI_A1 UART mode		
P4.5/PM_UCA1RXD/ PM_UCA1SOMI	52	46	G3	C9	I/O	Default mapping: Slave in, master out – USCI_A1 SPI mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Receive data – USCI_A1 UART mode Default mapping: Slave out, master in – USCI_A1 SPI mode		
P4.6/PM_NONE	53	47	F3	C8	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function		
						Default mapping: no secondary function.		
P4.7/PM_NONE	54	48	E4	C7	I/O	General-purpose digital I/O with reconfigurable port mapping seconda function Default mapping: no secondary function.		
						,		
P5.6/TB0.0	55	N/A	N/A	N/A	I/O	General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) TB0 CCR0 capture: CCI0A input, compare: Out0 output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)		
P5.7/TB0.1	56	N/A	N/A	N/A	I/O	General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) TB0 CCR1 capture: CCI1A input, compare: Out1 output (not available on		
						F5528, F5526, F5524, F5522, F5514, F5513 devices)		
P7.4/TB0.2	57	N/A	N/A	N/A	I/O	General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) TB0 CCR2 capture: CCI2A input, compare: Out2 output (not available on		
						F5528, F5526, F5524, F5522, F5514, F5513 devices)		
P7.5/TB0.3	58	N/A	N/A	N/A	I/O	General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)		
						TB0 CCR3 capture: CCl3A input, compare: Out3 output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)		
P7.6/TB0.4	59	N/A	N/A	N/A	I/O	General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)		
					TB0 CCR4 capture: CCI4A input, compare: Out4 output (not av F5528, F5526, F5524, F5522, F5514, F5513 devices)			
						General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)		
P7.7/TB0CLK/MCLK	60	N/A	N/A	N/A	I/O	TB0 clock signal TBCLK input (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)		
						MCLK output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)		
VSSU	61	49	H2	B8, B9		USB PHY ground supply		
PU.0/DP	62	50	H1	A9	I/O	General-purpose digital I/O - controlled by USB control register USB data terminal DP		



TERMINAL						
		NO.		I/O ⁽¹⁾	DESCRIPTION	
NAME	PN	RGC	YFF	ZQE	-	
PUR	63	51	G2	В7	I/O	USB pullup resistor pin (open drain). The voltage level at the PUR pin is used to invoke the default USB BSL. Recommended 1-M Ω resistor to ground. See USB BSL for more information.
PU.1/DM	64	52	G1	A8	I/O	General-purpose digital I/O - controlled by USB control register USB data terminal DM
VBUS	65	53	F2	A7		USB LDO input (connect to USB power source)
VUSB	66	54	F1	A6		USB LDO output
V18	67	55	E2	B6		USB regulated power (internal use only, no external current loading)
AVSS2	68	56	D2	A5		Analog ground supply
P5.2/XT2IN	69	57	E1	B5	I/O	General-purpose digital I/O Input terminal for crystal oscillator XT2
P5.3/XT2OUT	70	58	D1	B4	I/O	General-purpose digital I/O Output terminal of crystal oscillator XT2
TEST/SBWTCK ⁽³⁾	71	59	E3	A4	ı	Test mode pin – Selects four wire JTAG operation. Spy-Bi-Wire input clock when Spy-Bi-Wire operation activated
PJ.0/TDO ⁽⁴⁾	72	60	D3	C5	I/O	General-purpose digital I/O JTAG test data output port
PJ.1/TDI/TCLK ⁽⁴⁾	73	61	D4	C4	I/O	General-purpose digital I/O JTAG test data input or test clock input
PJ.2/TMS ⁽⁴⁾	74	62	C1	A3	I/O	General-purpose digital I/O JTAG test mode select
PJ.3/TCK ⁽⁴⁾	75	63	C2	В3	I/O	General-purpose digital I/O JTAG test clock
RST/NMI/SBWTDIO ⁽⁵⁾	76	64	D5	A2	I/O	Reset input active low Non-maskable interrupt input Spy-Bi-Wire data input/output when Spy-Bi-Wire operation activated.
P6.0/CB0/A0	77	1	B1	A1	I/O	General-purpose digital I/O Comparator_B input CB0 Analog input A0 – ADC (not available on F551x devices)
P6.1/CB1/A1	78	2	СЗ	B2	I/O	General-purpose digital I/O Comparator_B input CB1 Analog input A1 – ADC (not available on F551x devices)
P6.2/CB2/A2	79	3	A1	B1	I/O	General-purpose digital I/O Comparator_B input CB2 Analog input A2 – ADC (not available on F551x devices)
P6.3/CB3/A3	80	4	C4	C2	I/O	General-purpose digital I/O Comparator_B input CB3 Analog input A3 – ADC (not available on F551x devices)
Reserved	N/A	N/A	N/A	(6)		
QFN Pad	N/A	Pad	N/A	N/A		QFN package pad connection to V _{SS} recommended.

See Bootstrap Loader (BSL) and JTAG Operation for use with BSL and JTAG functions.

⁽⁴⁾ See JTAG Operation for use with JTAG function.

See Bootstrap Loader (BSL) and JTAG Operation for use with BSL and JTAG functions.
C6, D4, D5, D6, E3, E4, E5, E6, F3, F4, F5, F6, F7, F8, G3 are reserved and should be connected to ground.



SHORT-FORM DESCRIPTION

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

Program Counter	PC/R0
Stack Pointer	SP/R1
Status Register	SR/CG1/R2
Constant Generator	CG2/R3
General-Purpose Register	R4
General-Purpose Register	R5
General-Purpose Register	R6
General-Purpose Register	R7
General-Purpose Register	R8
General-Purpose Register	R9
General-Purpose Register	R10
General-Purpose Register	R11
General-Purpose Register	R12
General-Purpose Register	R13
General-Purpose Register	R14
General-Purpose Register	R15



Operating Modes

The MSP430 has one active mode and six software selectable low-power modes of operation. An interrupt event can wake up the device from any of the low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following seven operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
 - FLL loop control remains active
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - FLL loop control is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 2 (LPM2)
 - CPU is disabled
 - MCLK and FLL loop control and DCOCLK are disabled
 - DCO's dc-generator remains enabled
 - ACLK remains active
- Low-power mode 3 (LPM3)
 - CPU is disabled
 - MCLK, FLL loop control, and DCOCLK are disabled
 - DCO's dc generator is disabled
 - ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - ACLK is disabled
 - MCLK, FLL loop control, and DCOCLK are disabled
 - DCO's dc generator is disabled
 - Crystal oscillator is stopped
 - Complete data retention
- Low-power mode 4.5 (LPM4.5)
 - Internal regulator disabled
 - No data retention
 - Wakeup from RST/NMI, P1, and P2



Interrupt Vector Addresses

The interrupt vectors and the power-up start address are located in the address range 0FFFFh to 0FF80h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

Table 5. Interrupt Sources, Flags, and Vectors

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY	
System Reset Power-Up External Reset Watchdog Timeout, Password Violation Flash Memory Password Violation	WDTIFG, KEYV (SYSRSTIV) ⁽¹⁾⁽²⁾	Reset	0FFFEh	63, highest	
System NMI PMM Vacant Memory Access JTAG Mailbox	SVMLIFG, SVMHIFG, DLYLIFG, DLYHIFG, VLRLIFG, VLRHIFG, VMAIFG, JMBNIFG, JMBOUTIFG (SYSSNIV) ⁽¹⁾	(Non)maskable	0FFFCh	62	
User NMI NMI Oscillator Fault Flash Memory Access Violation	NMIIFG, OFIFG, ACCVIFG, BUSIFG (SYSUNIV) ⁽¹⁾⁽²⁾	(Non)maskable	0FFFAh	61	
Comp_B	Comparator B interrupt flags (CBIV) ⁽¹⁾⁽³⁾	Maskable	0FFF8h	60	
TB0	TB0CCR0 CCIFG0 ⁽³⁾	Maskable	0FFF6h	59	
TB0	TB0CCR1 CCIFG1 to TB0CCR6 CCIFG6, TB0IFG (TB0IV) ⁽¹⁾⁽³⁾	Maskable	0FFF4h	58	
Watchdog Timer_A Interval Timer Mode	WDTIFG	Maskable	0FFF2h	57	
USCI_A0 Receive or Transmit	UCA0RXIFG, UCA0TXIFG (UCA0IV)(1)(3)	Maskable	0FFF0h	56	
USCI_B0 Receive or Transmit	UCB0RXIFG, UCB0TXIFG (UCB0IV)(1)(3)	Maskable	0FFEEh	55	
ADC12_A	ADC12IFG0 to ADC12IFG15 (ADC12IV)(1)(3)(4)	Maskable	0FFECh	54	
TA0	TA0CCR0 CCIFG0 ⁽³⁾	Maskable	0FFEAh	53	
TAO	TA0CCR1 CCIFG1 to TA0CCR4 CCIFG4, TA0IFG (TA0IV) ⁽¹⁾⁽³⁾	Maskable	0FFE8h	52	
USB_UBM	USB interrupts (USBIV) (1) (3)	Maskable	0FFE6h	51	
DMA	DMA0IFG, DMA1IFG, DMA2IFG (DMAIV)(1)(3)	Maskable	0FFE4h	50	
TA1	TA1CCR0 CCIFG0 ⁽³⁾	Maskable	0FFE2h	49	
TA1	TA1CCR1 CCIFG1 to TA1CCR2 CCIFG2, TA1IFG (TA1IV) ⁽¹⁾⁽³⁾	Maskable	0FFE0h	48	
I/O Port P1	P1IFG.0 to P1IFG.7 (P1IV) ⁽¹⁾⁽³⁾	Maskable	0FFDEh	47	
USCI_A1 Receive or Transmit	UCA1RXIFG, UCA1TXIFG (UCA1IV)(1)(3)	Maskable	0FFDCh	46	
USCI_B1 Receive or Transmit	UCB1RXIFG, UCB1TXIFG (UCB1IV)(1)(3)	Maskable	0FFDAh	45	
TA2	TA2CCR0 CCIFG0 ⁽³⁾	Maskable	0FFD8h	44	
TA2	TA2CCR1 CCIFG1 to TA2CCR2 CCIFG2, TA2IFG (TA2IV) ⁽¹⁾⁽³⁾	Maskable	0FFD6h	43	
I/O Port P2	P2IFG.0 to P2IFG.7 (P2IV) ⁽¹⁾⁽³⁾	Maskable	0FFD4h	42	
RTC_A	RTCRDYIFG, RTCTEVIFG, RTCAIFG, RT0PSIFG, RT1PSIFG (RTCIV) ⁽¹⁾⁽³⁾	Maskable	0FFD2h	41	
			0FFD0h	40	
Reserved	Reserved ⁽⁵⁾		i.	:	
			0FF80h	0, lowest	

⁽¹⁾ Multiple source flags

⁽²⁾ A reset is generated if the CPU tries to fetch instructions from within peripheral space or vacant memory space.

⁽Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot disable it.

⁽³⁾ Interrupt flags are located in the module.

⁴⁾ Only on devices with ADC, otherwise reserved.

⁽⁵⁾ Reserved interrupt vectors at addresses are not used in this device and can be used for regular program code if necessary. To maintain compatibility with other devices, it is recommended to reserve these locations.



Memory Organization

Table 6. Memory Organization⁽¹⁾

		MSP430F5522 MSP430F5521 MSP430F5513	MSP430F5525 MSP430F5524 MSP430F5515 MSP430F5514	MSP430F5527 MSP430F5526 MSP430F5517	MSP430F5529 MSP430F5528 MSP430F5519
Memory (flash) Main: interrupt vector	Total Size	32 KB 00FFFFh–00FF80h	64 KB 00FFFFh–00FF80h	96 KB 00FFFFh–00FF80h	128 KB 00FFFFh-00FF80h
	Bank D	N/A	N/A	N/A	32 KB 0243FFh–01C400h
Marine and a marine	Bank C	N/A	N/A	32 KB 01C3FFh–014400h	32 KB 01C3FFh–014400h
Main: code memory	Bank B	15 KB 00FFFFh-00C400h	32 KB 0143FFh-00C400h	32 KB 0143FFh-00C400h	32 KB 0143FFh-00C400h
	Bank A	17 KB 00C3FFh–008000h	32 KB 00C3FFh-004400h	32 KB 00C3FFh-004400h	32 KB 00C3FFh-004400h
	Sector 3	2 KB ⁽²⁾ 0043FFh–003C00h	N/A	N/A	2 KB 0043FFh–003C00h
DAM	Sector 2	2 KB ⁽³⁾ 003BFFh–003400h	N/A	2 KB 003BFFh–003400h	2 KB 003BFFh–003400h
RAM	Sector 1	2 KB 0033FFh-002C00h	2 KB 0033FFh-002C00h	2 KB 0033FFh-002C00h	2 KB 0033FFh-002C00h
	Sector 0	2 KB 002BFFh–002400h	2 KB 002BFFh–002400h	2 KB 002BFFh–002400h	2 KB 002BFFh–002400h
USB RAM ⁽⁴⁾	Sector 7	2 KB 0023FFh-001C00h	2 KB 0023FFh-001C00h	2 KB 0023FFh-001C00h	2 KB 0023FFh-001C00h
	Info A	128 B 0019FFh–001980h	128 B 0019FFh–001980h	128 B 0019FFh–001980h	128 B 0019FFh–001980h
Information memory	Info B	128 B 00197Fh–001900h	128 B 00197Fh–001900h	128 B 00197Fh–001900h	128 B 00197Fh–001900h
(flash)	Info C	128 B 0018FFh–001880h	128 B 0018FFh–001880h	128 B 0018FFh–001880h	128 B 0018FFh–001880h
	Info D	128 B 00187Fh–001800h	128 B 00187Fh–001800h	128 B 00187Fh–001800h	128 B 00187Fh–001800h
	BSL 3	512 B 0017FFh–001600h	512 B 0017FFh–001600h	512 B 0017FFh–001600h	512 B 0017FFh–001600h
Bootstrap loader (BSL)	BSL 2	512 B 0015FFh–001400h	512 B 0015FFh–001400h	512 B 0015FFh–001400h	512 B 0015FFh-001400h
memory (flash)	BSL 1	512 B 0013FFh–001200h	512 B 0013FFh–001200h	512 B 0013FFh–001200h	512 B 0013FFh-001200h
	BSL 0	512 B 0011FFh–001000h	512 B 0011FFh–001000h	512 B 0011FFh–001000h	512 B 0011FFh-001000h
Peripherals	Size	4 KB 000FFFh–0h	4 KB 000FFFh–0h	4 KB 000FFFh–0h	4 KB 000FFFh–0h

⁽¹⁾ N/A = Not available

MSP430F5522 only
MSP430F5522, MSP430F5521 only
USB RAM can be used as general purpose RAM when not used for USB operation.



Bootstrap Loader (BSL)

The BSL enables users to program the flash memory or RAM using various serial interfaces. Access to the device memory by the BSL is protected by an user-defined password. For further details on interfacing to development tools and device programmers, see the *MSP430 Hardware Tools User's Guide* (SLAU278). For complete description of the features of the BSL and its implementation, see the *MSP430 Programming Via the Bootstrap Loader User's Guide* (SLAU319).

USB BSL

All devices come pre-programmed with the USB BSL. Use of the USB BSL requires external access to the six pins shown in Table 7. In addition to these pins, the application must support external components necessary for normal USB operation; for example, the proper crystal on XT2IN and XT2OUT, proper decoupling, and so on.

Table 7. USB BSL Pin Requirements and Functions

DEVICE SIGNAL	BSL FUNCTION
PU.0/DP	USB data terminal DP
PU.1/DM	USB data terminal DM
PUR	USB pullup resistor terminal
VBUS	USB bus power supply
VSSU	USB ground supply

NOTE

The default USB BSL evaluates the logic level of the PUR pin after a BOR reset. If it is pulled high externally, then the BSL is invoked. Therefore, unless the application is invoking the BSL, it is important to keep PUR pulled low after a BOR reset, even if BSL or USB is never used. Applying a 1-M Ω resistor to ground is recommended.

UART BSL

A UART BSL is also available that can be programmed by the user into the BSL memory by replacing the preprogrammed, factory supplied, USB BSL. Use of the UART BSL requires external access to the six pins shown in Table 8.

Table 8. UART BSL Pin Requirements and Functions

DEVICE SIGNAL	BSL FUNCTION		
RST/NMI/SBWTDIO	Entry sequence signal		
TEST/SBWTCK	Entry sequence signal		
P1.1	Data transmit		
P1.2	Data receive		
VCC	Power supply		
VSS	Ground supply		



JTAG Operation

JTAG Standard Interface

The MSP430 family supports the standard JTAG interface which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The TEST/SBWTCK pin is used to enable the JTAG signals. In addition to these signals, the RST/NMI/SBWTDIO is required to interface with MSP430 development tools and device programmers. The JTAG pin requirements are shown in Table 9. For further details on interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide (SLAU278). For a complete description of the features of the JTAG interface and its implementation, see MSP430 Programming Via the JTAG Interface (SLAU320).

Table 9. JTAG Pin Requirements and Functions

DEVICE SIGNAL	DIRECTION	FUNCTION
PJ.3/TCK	IN	JTAG clock input
PJ.2/TMS	IN	JTAG state control
PJ.1/TDI/TCLK	IN	JTAG data input, TCLK input
PJ.0/TDO	OUT	JTAG data output
TEST/SBWTCK	IN	Enable JTAG pins
RST/NMI/SBWTDIO	IN	External reset
VCC		Power supply
VSS		Ground supply

Spy-Bi-Wire Interface

In addition to the standard JTAG interface, the MSP430 family supports the two wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. The Spy-Bi-Wire interface pin requirements are shown in Table 10. For further details on interfacing to development tools and device programmers, see the *MSP430 Hardware Tools User's Guide* (SLAU278). For a complete description of the features of the JTAG interface and its implementation, see *MSP430 Programming Via the JTAG Interface* (SLAU320).

Table 10. Spy-Bi-Wire Pin Requirements and Functions

DEVICE SIGNAL	DIRECTION	FUNCTION
TEST/SBWTCK	IN Spy-Bi-Wire clock input	
RST/NMI/SBWTDIO	IO IN, OUT Spy-Bi-Wire data input/output	
VCC		Power supply
VSS		Ground supply

www.ti.com

Flash Memory (Link to User's Guide)

The flash memory can be programmed through the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. The CPU can perform single-byte, single-word, and long-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- · Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually. Segments A to D are also called information memory.
- · Segment A can be locked separately.

RAM Memory (Link to User's Guide)

The RAM memory is made up of n sectors. Each sector can be completely powered down to save leakage, however all data is lost. Features of the RAM memory include:

- RAM memory has n sectors. The size of a sector can be found in Memory Organization.
- Each sector 0 to n can be complete disabled, however data retention is lost.
- Each sector 0 to n automatically enters low power retention mode when possible.
- For devices that contain USB memory, the USB memory can be used as normal RAM if USB is not required.

Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208).

Digital I/O (Link to User's Guide)

There are up to eight 8-bit I/O ports implemented: For 80 pin options, P1, P2, P3, P4, P5, P6, and P7 are complete, and P8 is reduced to 3-bit I/O. For 64 pin options, P3 and P5 are reduced to 5-bit I/O and 6-bit I/O, respectively, and P7 and P8 are completely removed. Port PJ contains four individual I/O ports, common to all devices.

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Pullup or pulldown on all ports is programmable.
- Drive strength on all ports is programmable.
- Edge-selectable interrupt and LPM4.5 wakeup input capability is available for all bits of ports P1 and P2.
- Read and write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise (P1 through P8) or word-wise in pairs (PA through PD).



Port Mapping Controller (Link to User's Guide)

The port mapping controller allows the flexible and reconfigurable mapping of digital functions to port P4 (see Table 11). Table 12 shows the default mappings.

Table 11. Port Mapping Mnemonics and Functions

VALUE	PxMAPy MNEMONIC	INPUT PIN FUNCTION	OUTPUT PIN FUNCTION		
0	PM_NONE	None	DVSS		
	PM_CBOUT0	-	Comparator_B output		
1	PM_TB0CLK	TB0 clock input			
	PM_ADC12CLK	-	ADC12CLK		
2	PM_DMAE0	DMAE0 input			
0	PM_SVMOUT	-	SVM output		
3	PM_TB0OUTH	TB0 high impedance input TB0OUTH			
4	PM_TB0CCR0A	TB0 CCR0 capture input CCI0A	TB0 CCR0 compare output Out0		
5	PM_TB0CCR1A	TB0 CCR1 capture input CCI1A	TB0 CCR1 compare output Out1		
6	PM_TB0CCR2A	TB0 CCR2 capture input CCI2A	TB0 CCR2 compare output Out2		
7	PM_TB0CCR3A	TB0 CCR3 capture input CCI3A	TB0 CCR3 compare output Out3		
8	PM_TB0CCR4A	TB0 CCR4 capture input CCI4A	TB0 CCR4 compare output Out4		
9	PM_TB0CCR5A	TB0 CCR5 capture input CCI5A	TB0 CCR5 compare output Out5		
10	PM_TB0CCR6A	TB0 CCR6 capture input CCI6A	TB0 CCR6 compare output Out6		
44	PM_UCA1RXD	USCI_A1 UART RXD (Direction	on controlled by USCI - input)		
11	PM_UCA1SOMI	USCI_A1 SPI slave out master i	in (direction controlled by USCI)		
40	PM_UCA1TXD	USCI_A1 UART TXD (Directio	n controlled by USCI - output)		
12	PM_UCA1SIMO	USCI_A1 SPI slave in master or	ut (direction controlled by USCI)		
40	PM_UCA1CLK	USCI_A1 clock input/output (direction controlled by USCI)		
13	PM_UCB1STE	USCI_B1 SPI slave transmit enal	ble (direction controlled by USCI)		
14	PM_UCB1SOMI	USCI_B1 SPI slave out master i	in (direction controlled by USCI)		
14	PM_UCB1SCL	USCI_B1 I2C clock (open drain a	and direction controlled by USCI)		
4.5	PM_UCB1SIMO	USCI_B1 SPI slave in master or	ut (direction controlled by USCI)		
15	PM_UCB1SDA	USCI_B1 I2C data (open drain a	and direction controlled by USCI)		
40	PM_UCB1CLK	USCI_B1 clock input/output (direction controlled by USCI)		
16	PM_UCA1STE	USCI_A1 SPI slave transmit enable (direction controlled by USCI)			
17	PM_CBOUT1	None	Comparator_B output		
18	PM_MCLK	None	MCLK		
19 - 30	Reserved	None	DVSS		
31 (0FFh) ⁽¹⁾	PM_ANALOG	Disables the output driver as well as the input Schmitt-trigger to prevent parasitic cross currents when applying analog signals.			

⁽¹⁾ The value of the PM_ANALOG mnemonic is set to 0FFh. The port mapping registers are only 5 bits wide and the upper bits are ignored resulting in a read out value of 31.



Table 12. Default Mapping

PIN	PxMAPy MNEMONIC	INPUT PIN FUNCTION	OUTPUT PIN FUNCTION		
P4.0/P4MAP0	PM_UCB1STE/PM_UCA1CLK	USCI_B1 SPI slave transmit enable (direction controlled by USCI USCI_A1 clock input/output (direction controlled by USCI)			
P4.1/P4MAP1	PM_UCB1SIMO/PM_UCB1SDA	USCI_B1 SPI slave in master out (direction controlled by USCI) USCI_B1 I2C data (open drain and direction controlled by USCI)			
P4.2/P4MAP2	PM_UCB1SOMI/PM_UCB1SCL	USCI_B1 SPI slave out master in (direction controlled by USCI) USCI_B1 I2C clock (open drain and direction controlled by USCI)			
P4.3/P4MAP3	PM_UCB1CLK/PM_UCA1STE	USCI_A1 SPI slave transmit enable (direction controlled by USCI) USCI_B1 clock input/output (direction controlled by USCI)			
P4.4/P4MAP4	PM_UCA1TXD/PM_UCA1SIMO	USCI_A1 UART TXD (Direction controlled by USCI - output) USCI_A1 SPI slave in master out (direction controlled by USCI)			
P4.5/P4MAP5	PM_UCA1RXD/PM_UCA1SOMI	USCI_A1 UART RXD (Direction controlled by USCI - input) USCI_A1 SPI slave out master in (direction controlled by USCI)			
P4.6/P4MAP6	PM_NONE	None DVSS			
P4.7/P4MAP7	PM_NONE	None	DVSS		

Oscillator and System Clock (Link to User's Guide)

The clock system in the MSP430F552x and MSP430F551x family of devices is supported by the Unified Clock System (UCS) module that includes support for a 32-kHz watch crystal oscillator (XT1 LF mode) (XT1 HF mode is not supported), an internal very-low-power low-frequency oscillator (VLO), an internal trimmed low-frequency oscillator (REFO), an integrated internal digitally controlled oscillator (DCO), and a high-frequency crystal oscillator (XT2). The UCS module is designed to meet the requirements of both low system cost and low power consumption. The UCS module features digital frequency locked loop (FLL) hardware that, in conjunction with a digital modulator, stabilizes the DCO frequency to a programmable multiple of the selected FLL reference frequency. The internal DCO provides a fast turn-on clock source and stabilizes in 3.5 μ s (typical). The UCS module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32-kHz watch crystal (XT1), a high-frequency crystal (XT2), the internal low-frequency oscillator (VLO), the trimmed low-frequency oscillator (REFO), or the internal digitally controlled oscillator DCO.
- Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced by same sources made available to ACLK.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be sourced by same sources made available to ACLK.
- ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, ACLK/8, ACLK/16, ACLK/32.

Power Management Module (PMM) (Link to User's Guide)

The PMM includes an integrated voltage regulator that supplies the core voltage to the device and contains programmable output levels to provide for power optimization. The PMM also includes supply voltage supervisor (SVS) and supply voltage monitoring (SVM) circuitry, as well as brownout protection. The brownout circuit is implemented to provide the proper internal reset signal to the device during power-on and power-off. The SVS and SVM circuitry detects if the supply voltage drops below a user-selectable level and supports both supply voltage supervision (SVS) (the device is automatically reset) and supply voltage monitoring (SVM) (the device is not automatically reset). SVS and SVM circuitry is available on the primary supply and core supply.

Hardware Multiplier (Link to User's Guide)

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-bit, 24-bit, 16-bit, and 8-bit operands. The module is capable of supporting signed and unsigned multiplication as well as signed and unsigned multiply and accumulate operations.



Real-Time Clock (RTC_A) (Link to User's Guide)

The RTC_A module can be used as a general-purpose 32-bit counter (counter mode) or as an integrated real-time clock (RTC) (calendar mode). In counter mode, the RTC_A also includes two independent 8-bit timers that can be cascaded to form a 16-bit timer/counter. Both timers can be read and written by software. Calendar mode integrates an internal calendar which compensates for months with less than 31 days and includes leap year correction. The RTC_A also supports flexible alarm functions and offset-calibration hardware.

Watchdog Timer (WDT_A) (Link to User's Guide)

The primary function of the WDT_A module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

System Module (SYS) (Link to User's Guide)

The SYS module handles many of the system functions within the device. These include power-on reset and power-up clear handling, NMI source selection and management, reset interrupt vector generators, bootstrap loader entry mechanisms, and configuration management (device descriptors). It also includes a data exchange mechanism through JTAG called a JTAG mailbox that can be used in the application.

Table 13. System Module Interrupt Vector Registers

INTERRUPT VECTOR REGISTER	ADDRESS	INTERRUPT EVENT	VALUE	PRIORITY
SYSRSTIV, System Reset	019Eh	No interrupt pending	00h	
		Brownout (BOR)	02h	Highest
		RST/NMI (POR)	04h	
		PMMSWBOR (BOR)	06h	
		Wakeup from LPMx.5	08h	
		Security violation (BOR)	0Ah	
		SVSL (POR)	0Ch	
		SVSH (POR)	0Eh	
		SVML_OVP (POR)	10h	
		SVMH_OVP (POR)	12h	
		PMMSWPOR (POR)	14h	
		WDT timeout (PUC)	16h	
		WDT password violation (PUC)	18h	
		KEYV flash password violation (PUC)	1Ah	
		Reserved	1Ch	
		Peripheral area fetch (PUC)	1Eh	
		PMM password violation (PUC)	20h	
		Reserved	22h to 3Eh	Lowest
SYSSNIV, System NMI	019Ch	No interrupt pending	00h	
		SVMLIFG	02h	Highest
		SVMHIFG	04h	
		SVSMLDLYIFG	06h	
		SVSMHDLYIFG	08h	
		VMAIFG	0Ah	
		JMBINIFG	0Ch	
		JMBOUTIFG	0Eh	
		SVMLVLRIFG	10h	
		SVMHVLRIFG	12h	
		Reserved	14h to 1Eh	Lowest



Table 13. System Module Interrupt Vector Registers (continued)

INTERRUPT VECTOR REGISTER	ADDRESS	INTERRUPT EVENT	VALUE	PRIORITY
SYSUNIV, User NMI	019Ah	No interrupt pending	00h	
		NMIFG	02h	Highest
		OFIFG	04h	
		ACCVIFG	06h	
		BUSIFG	08h	
		Reserved	0Ah to 1Eh	Lowest

DMA Controller (Link to User's Guide)

The DMA controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA controller can be used to move data from the ADC12_A conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode, without having to awaken to move data to or from a peripheral.

The USB timestamp generator also utilizes the DMA trigger assignments described in Table 14.

Table 14. DMA Trigger Assignments⁽¹⁾

TDIG 3.77	CHANNEL						
TRIGGER	0	1	2				
0	DMAREQ	DMAREQ	DMAREQ				
1	TA0CCR0 CCIFG	TA0CCR0 CCIFG	TA0CCR0 CCIFG				
2	TA0CCR2 CCIFG	TA0CCR2 CCIFG	TA0CCR2 CCIFG				
3	TA1CCR0 CCIFG	TA1CCR0 CCIFG	TA1CCR0 CCIFG				
4	TA1CCR2 CCIFG	TA1CCR2 CCIFG	TA1CCR2 CCIFG				
5	TA2CCR0 CCIFG	TA2CCR0 CCIFG	TA2CCR0 CCIFG				
6	TA2CCR2 CCIFG	TA2CCR2 CCIFG	TA2CCR2 CCIFG				
7	TB0CCR0 CCIFG	TB0CCR0 CCIFG	TB0CCR0 CCIFG				
8	TB0CCR2 CCIFG	TB0CCR2 CCIFG	TB0CCR2 CCIFG				
9	Reserved	Reserved	Reserved				
10	Reserved	Reserved	Reserved				
11	Reserved	Reserved	Reserved				
12	Reserved	Reserved	Reserved				
13	Reserved	Reserved	Reserved				
14	Reserved	Reserved	Reserved				
15	Reserved	Reserved	Reserved				
16	UCA0RXIFG	UCA0RXIFG	UCA0RXIFG				
17	UCA0TXIFG	UCA0TXIFG	UCA0TXIFG				
18	UCB0RXIFG	UCB0RXIFG	UCB0RXIFG				
19	UCB0TXIFG	UCB0TXIFG	UCB0TXIFG				
20	UCA1RXIFG	UCA1RXIFG	UCA1RXIFG				
21	UCA1TXIFG	UCA1TXIFG	UCA1TXIFG				
22	UCB1RXIFG	UCB1RXIFG	UCB1RXIFG				
23	UCB1TXIFG	UCB1TXIFG	UCB1TXIFG				
24	ADC12IFGx ⁽²⁾	ADC12IFGx ⁽²⁾	ADC12IFGx ⁽²⁾				
25	Reserved	Reserved	Reserved				
26	Reserved	Reserved	Reserved				
27	USB FNRXD	USB FNRXD	USB FNRXD				

⁽¹⁾ If a reserved trigger source is selected, no Trigger1 is generated.

⁽²⁾ Only on devices with ADC. Reserved on devices without ADC.



Table 14. DMA Trigger Assignments⁽¹⁾ (continued)

TDICCED	CHANNEL					
TRIGGER	0	1	2			
28	USB ready	USB ready	USB ready			
29	MPY ready	MPY ready	MPY ready			
30	DMA2IFG	DMA0IFG	DMA1IFG			
31	DMAE0	DMAE0	DMAE0			

Universal Serial Communication Interface (USCI) (Links to User's Guide: UART Mode, SPI Mode, I2C Mode)

The USCI modules are used for serial data communication. The USCI module supports synchronous communication protocols such as SPI (3 or 4 pin) and I^2C , and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection, and IrDA. Each USCI module contains two portions, A and B.

The USCI_An module provides support for SPI (3 pin or 4 pin), UART, enhanced UART, or IrDA.

The USCI_Bn module provides support for SPI (3 pin or 4 pin) or I2C.

The MSP430F55xx series includes two complete USCI modules (n = 0, 1).



TA0 (Link to User's Guide)

TA0 is a 16-bit timer and counter (Timer_A type) with five capture/compare registers. It can support multiple capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 15. TA0 Signal Connections

INPUT PIN	NUMBER	DEVICE	MODULE	MODULE	MODULE	T OUTPUT	OUTPUT PI	N NUMBER
RGC, YFF, ZQE	PN	INPUT SIGNAL	INPUT SIGNAL	MODULE BLOCK	OUTPUT SIGNAL		RGC, YFF, ZQE	PN
18, H2-P1.0	21-P1.0	TA0CLK	TACLK					
		ACLK (internal)	ACLK	Timer	NA	NA NA		
		SMCLK (internal)	SMCLK	rimei	IVA	INA		
18, H2-P1.0	21-P1.0	TA0CLK	TACLK					
19, H3-P1.1	22-P1.1	TA0.0	CCI0A			19, H3-P1.1	22-P1.1	
		DV _{SS}	CCI0B	CCR0	TA0	TA0.0		
		DV_SS	GND	CCHU	TA0	1 AU.U		
		DV _{CC}	V _{CC}					
20, J3-P1.2	23-P1.2	TA0.1	CCI1A		R1 TA1 TA0.1		20, J3-P1.2	23-P1.2
		CBOUT (internal)	CCI1B	CCR1		TA0.1	(internal) ⁽¹⁾ (i	ADC12 (internal) $^{(1)}$ ADC12SHSx = $\{1\}$
		DV_SS	GND					
		DV_CC	V _{CC}					
21, G4-P1.3	24-P1.3	TA0.2	CCI2A				21, G4-P1.3	24-P1.3
		ACLK (internal)	CCI2B	CCR2	TA2	TA0.2		
		DV_SS	GND					
		DV _{CC}	V _{CC}					
22, H4-P1.4	25-P1.4	TA0.3	CCI3A				22, H4-P1.4	25-P1.4
		DV_SS	CCI3B	CCR3	TA3	TA0.3		
		DV_SS	GND	CONS	IAS	170.5		
		DV_CC	V _{CC}					
23, J4-P1.5	26-P1.5	TA0.4	CCI4A				23, J4-P1.5	26-P1.5
		DV_SS	CCI4B	CCR4	TA4	.4 TA0.4		
		DV_SS	GND	0004	174	170.4		
		DV _{CC}	V _{CC}					

⁽¹⁾ Only on devices with ADC.



TA1 (Link to User's Guide)

TA1 is a 16-bit timer and counter (Timer_A type) with three capture/compare registers. It can support multiple capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 16. TA1 Signal Connections

INPUT PIN	NUMBER	DEVICE	MODULE	MODILLE	MODULE	DEVICE	OUTPUT PI	NUMBER	
RGC, YFF, ZQE	PN	INPUT SIGNAL	INPUT SIGNAL	MODULE BLOCK	OUTPUT SIGNAL	OUTPUT SIGNAL	RGC, YFF, ZQE	PN	
24, G5-P1.6	27-P1.6	TA1CLK	TACLK		NA.				
		ACLK (internal)	ACLK	Timer		NA	NA		
		SMCLK (internal)	SMCLK		Timer		INA		
24, G5-P1.6	27-P1.6	TA1CLK	TACLK						
25, H5-P1.7	28-P1.7	TA1.0	CCI0A				25, H5-P1.7	28-P1.7	
		DV _{SS}	CCI0B	0000	CCDO	T40	TA1.0		
		DV _{SS}	GND	CCR0	TA0	TAT.0			
		DV_CC	V _{CC}						
26, J5-P2.0	29-P2.0	TA1.1	CCI1A					26, J5-P2.0	29-P2.0
		CBOUT (internal)	CCI1B	CCR1	TA1	TA1.1			
		DV _{SS}	GND						
		DV _{CC}	V _{CC}						
27, G6-P2.1	30-P2.1	TA1.2	CCI2A				27, G6-P2.1	30-P2.1	
		ACLK (internal)	CCI2B	CCR2	TA2	TA1.2			
		DV _{SS}	GND						
		DV _{CC}	V _{CC}						



TA2 (Link to User's Guide)

TA2 is a 16-bit timer and counter (Timer_A type) with three capture/compare registers. It can support multiple capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 17. TA2 Signal Connections

INPUT PIN NUMBER		DEVICE	MODULE		MODULE	DEVICE	OUTPUT PIN NUMBER	
RGC, YFF, ZQE	PN	INPUT SIGNAL	INPUT SIGNAL	MODULE BLOCK	OUTPUT SIGNAL	OUTPUT SIGNAL	RGC, YFF, ZQE	PN
28, J6-P2.2	31-P2.2	TA2CLK	TACLK					
		ACLK (internal)	ACLK	There	NIA	N/A		
		SMCLK (internal)	SMCLK	Timer	NA	NA		
28, J6-P2.2	31-P2.2	TA2CLK	TACLK					
29, H6-P2.3	32-P2.3	TA2.0	CCI0A				29, H6-P2.3	32-P2.3
		DV _{SS} CCI0B	T40	T40.0				
		DV _{SS}	GND	CCR0	TA0	TA2.0		
		DV _{CC}	V _{CC}					
30, J7-P2.4	33-P2.4	TA2.1	CCI1A				30, J7-P2.4	33-P2.4
		CBOUT (internal)	CCI1B	CCR1	TA1	TA2.1		
		DV _{SS}	GND					
		DV _{CC} V _{CC}						
31, J8-P2.5	34-P2.5	TA2.2	CCI2A	CCR2	TA2	TA2.2	31, J8-P2.5	34-P2.5
		ACLK (internal)	CCI2B					
		DV _{SS}	GND					
		DV_CC	V _{CC}					



TB0 (Link to User's Guide)

TB0 is a 16-bit timer and counter (Timer_B type) with seven capture/compare registers. It can support multiple capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 18. TB0 Signal Connections

INPUT PIN NUMBER		DEVICE	MODULE	MODULE	MODULE	DEVICE	OUTPUT PIN NUMBER	
RGC, YFF, ZQE ⁽¹⁾	PN	INPUT SIGNAL	INPUT SIGNAL	BLOCK	OUTPUT SIGNAL	OUTPUT SIGNAL	RGC, YFF, ZQE ⁽¹⁾	PN
	60-P7.7	TB0CLK	TBCLK	Times	NA	NA		
		ACLK (internal)	ACLK					
		SMCLK (internal)	SMCLK	Timer				
	60-P7.7	TB0CLK	TBCLK					
	55-P5.6	TB0.0	CCI0A					55-P5.6
	55-P5.6	TB0.0	CCI0B	CCR0	TB0	TB0.0	ADC12 (internal) $^{(2)}$ ADC12SHSx = $\{2\}$	ADC12 (internal) ⁽²⁾ ADC12SHSx = {2}
		DV _{SS}	GND					
		DV_CC	V _{CC}					
	56-P5.7	TB0.1	CCI1A					56-P5.7
		CBOUT (internal)	CCI1B	CCR1	TB1	TB0.1	ADC12 (internal) ADC12SHSx = {3}	ADC12 (internal) ADC12SHSx = {3}
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					
	57-P7.4	TB0.2	CCI2A	0000		TB0.2		57-P7.4
	57-P7.4	TB0.2	CCI2B		TDO			
		DV_SS	GND	CCR2	TB2			
		DV _{CC}	V _{CC}					
	58-P7.5	TB0.3	CCI3A			TB3 TB0.3 TB4 TB0.4 TB5 TB0.5		58-P7.5
	58-P7.5	TB0.3	CCI3B	CCR3	TDO			
		DV_SS	GND	CCR3	103			
		DV _{CC}	V _{CC}					
	59-P7.6	TB0.4	CCI4A					59-P7.6
	59-P7.6	TB0.4	CCI4B	CCD4	TD4			
		DV _{SS}	GND	CCR4	104			
		DV _{CC}	V _{CC}					
	42-P3.5	TB0.5	CCI5A					42-P3.5
	42-P3.5	TB0.5	CCI5B	0005	TDE			
		DV_SS	GND	CCR5	185			
		DV _{CC}	V _{CC}					
	43-P3.6	TB0.6	CCI6A			TB0.6		43-P3.6
		ACLK (internal)	CCI6B	CCR6	TB6			
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					

⁽¹⁾ Timer functions are selectable through the port mapping controller.

⁽²⁾ Only on devices with ADC



Comparator_B (Link to User's Guide)

The primary function of the Comparator_B module is to support precision slope analog-to-digital conversions, battery voltage supervision, and monitoring of external analog signals.

ADC12 A (Link to User's Guide)

The ADC12_A module supports fast 12-bit analog-to-digital conversions. The module implements a 12-bit SAR core, sample select control, reference generator and a 16 word conversion-and-control buffer. The conversion-and-control buffer allows up to 16 independent ADC samples to be converted and stored without any CPU intervention.

CRC16 (Link to User's Guide)

The CRC16 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC16 module signature is based on the CRC-CCITT standard.

REF Voltage Reference (Link to User's Guide)

The reference module (REF) is responsible for generation of all critical reference voltages that can be used by the various analog peripherals in the device.

USB Universal Serial Bus (Link to User's Guide)

The USB module is a fully integrated USB interface that is compliant with the USB 2.0 specification. The module supports full-speed operation of control, interrupt, and bulk transfers. The module includes an integrated LDO, PHY, and PLL. The PLL is highly-flexible and can support a wide range of input clock frequencies. USB RAM, when not used for USB communication, can be used by the system.

Embedded Emulation Module (EEM) (Link to User's Guide)

The Embedded Emulation Module (EEM) supports real-time in-system debugging. The L version of the EEM implemented on all devices has the following features:

- Eight hardware triggers or breakpoints on memory access
- Two hardware triggers or breakpoints on CPU register write access
- Up to ten hardware triggers can be combined to form complex triggers or breakpoints
- Two cycle counters
- Sequencer
- State storage
- · Clock control on module level



Peripheral File Map

Table 19. Peripherals

MODULE NAME	BASE ADDRESS	OFFSET ADDRESS RANGE
Special Functions (see Table 20)	0100h	000h-01Fh
PMM (see Table 21)	0120h	000h-010h
Flash Control (see Table 22)	0140h	000h-00Fh
CRC16 (see Table 23)	0150h	000h-007h
RAM Control (see Table 24)	0158h	000h-001h
Watchdog (see Table 25)	015Ch	000h-001h
UCS (see Table 26)	0160h	000h-01Fh
SYS (see Table 27)	0180h	000h-01Fh
Shared Reference (see Table 28)	01B0h	000h-001h
Port Mapping Control (see Table 29)	01C0h	000h-002h
Port Mapping Port P4 (see Table 29)	01E0h	000h-007h
Port P1 and P2 (see Table 30)	0200h	000h-01Fh
Port P3 and P4 (see Table 31)	0220h	000h-00Bh
Port P5 and P6 (see Table 32)	0240h	000h-00Bh
Port P7 and P8 (see Table 33)	0260h	000h-00Bh
Port PJ (see Table 34)	0320h	000h-01Fh
TA0 (see Table 35)	0340h	000h-02Eh
TA1 (see Table 36)	0380h	000h-02Eh
TB0 (see Table 37)	03C0h	000h-02Eh
TA2 (see Table 38)	0400h	000h-02Eh
Real-Time Clock (RTC_A) (see Table 39)	04A0h	000h-01Bh
32-Bit Hardware Multiplier (see Table 40)	04C0h	000h-02Fh
DMA General Control (see Table 41)	0500h	000h-00Fh
DMA Channel 0 (see Table 41)	0510h	000h-00Ah
DMA Channel 1 (see Table 41)	0520h	000h-00Ah
DMA Channel 2 (see Table 41)	0530h	000h-00Ah
USCI_A0 (see Table 42)	05C0h	000h-01Fh
USCI_B0 (see Table 43)	05E0h	000h-01Fh
USCI_A1 (see Table 44)	0600h	000h-01Fh
USCI_B1 (see Table 45)	0620h	000h-01Fh
ADC12_A (see Table 46)	0700h	000h-03Eh
Comparator_B (see Table 47)	08C0h	000h-00Fh
USB Configuration (see Table 48)	0900h	000h-014h
USB Control (see Table 49)	0920h	000h-01Fh



Table 20. Special Function Registers (Base Address: 0100h)

REGISTER DESCRIPTION	REGISTER	OFFSET
SFR interrupt enable	SFRIE1	00h
SFR interrupt flag	SFRIFG1	02h
SFR reset pin control	SFRRPCR	04h

Table 21. PMM Registers (Base Address: 0120h)

REGISTER DESCRIPTION	REGISTER	OFFSET
PMM Control 0	PMMCTL0	00h
PMM control 1	PMMCTL1	02h
SVS high side control	SVSMHCTL	04h
SVS low side control	SVSMLCTL	06h
PMM interrupt flags	PMMIFG	0Ch
PMM interrupt enable	PMMIE	0Eh
PMM power mode 5 control	PM5CTL0	10h

Table 22. Flash Control Registers (Base Address: 0140h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Flash control 1	FCTL1	00h
Flash control 3	FCTL3	04h
Flash control 4	FCTL4	06h

Table 23. CRC16 Registers (Base Address: 0150h)

REGISTER DESCRIPTION	REGISTER	OFFSET
CRC data input	CRC16DI	00h
CRC data input reverse byte	CRCDIRB	02h
CRC initialization and result	CRCINIRES	04h
CRC result reverse byte	CRCRESR	06h

Table 24. RAM Control Registers (Base Address: 0158h)

REGISTER DESCRIPTION	REGISTER	OFFSET
RAM control 0	RCCTL0	00h

Table 25. Watchdog Registers (Base Address: 015Ch)

REGISTER DESCRIPTION	REGISTER	OFFSET
Watchdog timer control	WDTCTL	00h

Table 26. UCS Registers (Base Address: 0160h)

REGISTER DESCRIPTION	REGISTER	OFFSET
UCS control 0	UCSCTL0	00h
UCS control 1	UCSCTL1	02h
UCS control 2	UCSCTL2	04h
UCS control 3	UCSCTL3	06h
UCS control 4	UCSCTL4	08h
UCS control 5	UCSCTL5	0Ah
UCS control 6	UCSCTL6	0Ch
UCS control 7	UCSCTL7	0Eh
UCS control 8	UCSCTL8	10h



Table 27. SYS Registers (Base Address: 0180h)

REGISTER DESCRIPTION	REGISTER	OFFSET
System control	SYSCTL	00h
Bootstrap loader configuration area	SYSBSLC	02h
JTAG mailbox control	SYSJMBC	06h
JTAG mailbox input 0	SYSJMBI0	08h
JTAG mailbox input 1	SYSJMBI1	0Ah
JTAG mailbox output 0	SYSJMBO0	0Ch
JTAG mailbox output 1	SYSJMBO1	0Eh
Bus Error vector generator	SYSBERRIV	18h
User NMI vector generator	SYSUNIV	1Ah
System NMI vector generator	SYSSNIV	1Ch
Reset vector generator	SYSRSTIV	1Eh

Table 28. Shared Reference Registers (Base Address: 01B0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Shared reference control	REFCTL	00h

Table 29. Port Mapping Registers (Base Address of Port Mapping Control: 01C0h, Port P4: 01E0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port mapping key and ID register	PMAPKEYID	00h
Port mapping control register	PMAPCTL	02h
Port P4.0 mapping register	P4MAP0	00h
Port P4.1 mapping register	P4MAP1	01h
Port P4.2 mapping register	P4MAP2	02h
Port P4.3 mapping register	P4MAP3	03h
Port P4.4 mapping register	P4MAP4	04h
Port P4.5 mapping register	P4MAP5	05h
Port P4.6 mapping register	P4MAP6	06h
Port P4.7 mapping register	P4MAP7	07h



Table 30. Port P1 and P2 Registers (Base Address: 0200h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P1 input	P1IN	00h
Port P1 output	P1OUT	<mark>02h</mark>
Port P1 direction	P1DIR	<mark>04h</mark>
Port P1 pullup or pulldown enable	P1REN	<mark>06h</mark>
Port P1 drive strength	P1DS	<mark>08h</mark>
Port P1 selection	P1SEL	0Ah
Port P1 interrupt vector word	P1IV	0Eh
Port P1 interrupt edge select	P1IES	18h
Port P1 interrupt enable	P1IE	1Ah
Port P1 interrupt flag	P1IFG	1Ch
Port P2 input	P2IN	01h
Port P2 output	P2OUT	<mark>03h</mark>
Port P2 direction	P2DIR	<mark>05h</mark>
Port P2 pullup or pulldown enable	P2REN	<mark>07h</mark>
Port P2 drive strength	P2DS	<mark>09h</mark>
Port P2 selection	P2SEL	0Bh
Port P2 interrupt vector word	P2IV	1Eh
Port P2 interrupt edge select	P2IES	19h
Port P2 interrupt enable	P2IE	1Bh
Port P2 interrupt flag	P2IFG	1Dh

Table 31. Port P3 and P4 Registers (Base Address: 0220h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P3 input	P3IN	00h
Port P3 output	P3OUT	02h
Port P3 direction	P3DIR	04h
Port P3 pullup or pulldown enable	P3REN	06h
Port P3 drive strength	P3DS	08h
Port P3 selection	P3SEL	0Ah
Port P4 input	P4IN	01h
Port P4 output	P4OUT	03h
Port P4 direction	P4DIR	05h
Port P4 pullup or pulldown enable	P4REN	07h
Port P4 drive strength	P4DS	09h
Port P4 selection	P4SEL	0Bh



Table 32. Port P5 and P6 Registers (Base Address: 0240h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P5 input	P5IN	00h
Port P5 output	P5OUT	02h
Port P5 direction	P5DIR	04h
Port P5 pullup or pulldown enable	P5REN	06h
Port P5 drive strength	P5DS	08h
Port P5 selection	P5SEL	0Ah
Port P6 input	P6IN	01h
Port P6 output	P6OUT	03h
Port P6 direction	P6DIR	05h
Port P6 pullup or pulldown enable	P6REN	07h
Port P6 drive strength	P6DS	09h
Port P6 selection	P6SEL	0Bh

Table 33. Port P7 and P8 Registers (Base Address: 0260h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P7 input	P7IN	00h
Port P7 output	P7OUT	02h
Port P7 direction	P7DIR	04h
Port P7 pullup or pulldown enable	P7REN	06h
Port P7 drive strength	P7DS	08h
Port P7 selection	P7SEL	0Ah
Port P8 input	P8IN	01h
Port P8 output	P8OUT	03h
Port P8 direction	P8DIR	05h
Port P8 pullup or pulldown enable	P8REN	07h
Port P8 drive strength	P8DS	09h
Port P8 selection	P8SEL	0Bh

Table 34. Port J Registers (Base Address: 0320h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port PJ input	PJIN	00h
Port PJ output	PJOUT	02h
Port PJ direction	PJDIR	04h
Port PJ pullup or pulldown enable	PJREN	06h
Port PJ drive strength	PJDS	08h



Table 35. TA0 Registers (Base Address: 0340h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA0 control	TA0CTL	00h
Capture/compare control 0	TA0CCTL0	02h
Capture/compare control 1	TA0CCTL1	04h
Capture/compare control 2	TA0CCTL2	06h
Capture/compare control 3	TA0CCTL3	08h
Capture/compare control 4	TA0CCTL4	0Ah
TA0 counter register	TA0R	10h
Capture/compare register 0	TA0CCR0	12h
Capture/compare register 1	TA0CCR1	14h
Capture/compare register 2	TA0CCR2	16h
Capture/compare register 3	TA0CCR3	18h
Capture/compare register 4	TA0CCR4	1Ah
TA0 expansion register 0	TA0EX0	20h
TA0 interrupt vector	TAOIV	2Eh

Table 36. TA1 Registers (Base Address: 0380h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA1 control	TA1CTL	00h
Capture/compare control 0	TA1CCTL0	02h
Capture/compare control 1	TA1CCTL1	04h
Capture/compare control 2	TA1CCTL2	06h
TA1 counter register	TA1R	10h
Capture/compare register 0	TA1CCR0	12h
Capture/compare register 1	TA1CCR1	14h
Capture/compare register 2	TA1CCR2	16h
TA1 expansion register 0	TA1EX0	20h
TA1 interrupt vector	TA1IV	2Eh



Table 37. TB0 Registers (Base Address: 03C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TB0 control	TB0CTL	00h
Capture/compare control 0	TB0CCTL0	02h
Capture/compare control 1	TB0CCTL1	04h
Capture/compare control 2	TB0CCTL2	06h
Capture/compare control 3	TB0CCTL3	08h
Capture/compare control 4	TB0CCTL4	0Ah
Capture/compare control 5	TB0CCTL5	0Ch
Capture/compare control 6	TB0CCTL6	0Eh
TB0 register	TB0R	10h
Capture/compare register 0	TB0CCR0	12h
Capture/compare register 1	TB0CCR1	14h
Capture/compare register 2	TB0CCR2	16h
Capture/compare register 3	TB0CCR3	18h
Capture/compare register 4	TB0CCR4	1Ah
Capture/compare register 5	TB0CCR5	1Ch
Capture/compare register 6	TB0CCR6	1Eh
TB0 expansion register 0	TB0EX0	20h
TB0 interrupt vector	TB0IV	2Eh

Table 38. TA2 Registers (Base Address: 0400h)

,		
REGISTER DESCRIPTION	REGISTER	OFFSET
TA2 control	TA2CTL	00h
Capture/compare control 0	TA2CCTL0	02h
Capture/compare control 1	TA2CCTL1	04h
Capture/compare control 2	TA2CCTL2	06h
TA2 counter register	TA2R	10h
Capture/compare register 0	TA2CCR0	12h
Capture/compare register 1	TA2CCR1	14h
Capture/compare register 2	TA2CCR2	16h
TA2 expansion register 0	TA2EX0	20h
TA2 interrupt vector	TA2IV	2Eh



Table 39. Real-Time Clock Registers (Base Address: 04A0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
RTC control 0	RTCCTL0	00h
RTC control 1	RTCCTL1	01h
RTC control 2	RTCCTL2	02h
RTC control 3	RTCCTL3	03h
RTC prescaler 0 control	RTCPS0CTL	08h
RTC prescaler 1 control	RTCPS1CTL	0Ah
RTC prescaler 0	RTCPS0	0Ch
RTC prescaler 1	RTCPS1	0Dh
RTC interrupt vector word	RTCIV	0Eh
RTC seconds, RTC counter register 1	RTCSEC, RTCNT1	10h
RTC minutes, RTC counter register 2	RTCMIN, RTCNT2	11h
RTC hours, RTC counter register 3	RTCHOUR, RTCNT3	12h
RTC day of week, RTC counter register 4	RTCDOW, RTCNT4	13h
RTC days	RTCDAY	14h
RTC month	RTCMON	15h
RTC year low	RTCYEARL	16h
RTC year high	RTCYEARH	17h
RTC alarm minutes	RTCAMIN	18h
RTC alarm hours	RTCAHOUR	19h
RTC alarm day of week	RTCADOW	1Ah
RTC alarm days	RTCADAY	1Bh



Table 40. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
16-bit operand 1 – multiply	MPY	00h
16-bit operand 1 – signed multiply	MPYS	02h
16-bit operand 1 – multiply accumulate	MAC	04h
16-bit operand 1 – signed multiply accumulate	MACS	06h
16-bit operand 2	OP2	08h
16 x 16 result low word	RESLO	0Ah
16 x 16 result high word	RESHI	0Ch
16 x 16 sum extension register	SUMEXT	0Eh
32-bit operand 1 – multiply low word	MPY32L	10h
32-bit operand 1 – multiply high word	MPY32H	12h
32-bit operand 1 – signed multiply low word	MPYS32L	14h
32-bit operand 1 – signed multiply high word	MPYS32H	16h
32-bit operand 1 – multiply accumulate low word	MAC32L	18h
32-bit operand 1 – multiply accumulate high word	MAC32H	1Ah
32-bit operand 1 – signed multiply accumulate low word	MACS32L	1Ch
32-bit operand 1 - signed multiply accumulate high word	MACS32H	1Eh
32-bit operand 2 – low word	OP2L	20h
32-bit operand 2 – high word	OP2H	22h
32 × 32 result 0 – least significant word	RES0	24h
32 × 32 result 1	RES1	26h
32 × 32 result 2	RES2	28h
32 × 32 result 3 – most significant word	RES3	2Ah
MPY32 control register 0	MPY32CTL0	2Ch



Table 41. DMA Registers (Base Address DMA General Control: 0500h, DMA Channel 0: 0510h, DMA Channel 1: 0520h, DMA Channel 2: 0530h)

REGISTER DESCRIPTION	REGISTER	OFFSET
DMA channel 0 control	DMA0CTL	00h
DMA channel 0 source address low	DMA0SAL	02h
DMA channel 0 source address high	DMA0SAH	04h
DMA channel 0 destination address low	DMA0DAL	06h
DMA channel 0 destination address high	DMA0DAH	08h
DMA channel 0 transfer size	DMA0SZ	0Ah
DMA channel 1 control	DMA1CTL	00h
DMA channel 1 source address low	DMA1SAL	02h
DMA channel 1 source address high	DMA1SAH	04h
DMA channel 1 destination address low	DMA1DAL	06h
DMA channel 1 destination address high	DMA1DAH	08h
DMA channel 1 transfer size	DMA1SZ	0Ah
DMA channel 2 control	DMA2CTL	00h
DMA channel 2 source address low	DMA2SAL	02h
DMA channel 2 source address high	DMA2SAH	04h
DMA channel 2 destination address low	DMA2DAL	06h
DMA channel 2 destination address high	DMA2DAH	08h
DMA channel 2 transfer size	DMA2SZ	0Ah
DMA module control 0	DMACTL0	00h
DMA module control 1	DMACTL1	02h
DMA module control 2	DMACTL2	04h
DMA module control 3	DMACTL3	06h
DMA module control 4	DMACTL4	08h
DMA interrupt vector	DMAIV	0Eh

Table 42. USCI_A0 Registers (Base Address: 05C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI control 1	UCA0CTL1	00h
USCI control 0	UCA0CTL0	01h
USCI baud rate 0	UCA0BR0	06h
USCI baud rate 1	UCA0BR1	07h
USCI modulation control	UCA0MCTL	08h
USCI status	UCA0STAT	0Ah
USCI receive buffer	UCA0RXBUF	0Ch
USCI transmit buffer	UCA0TXBUF	0Eh
USCI LIN control	UCA0ABCTL	10h
USCI IrDA transmit control	UCA0IRTCTL	12h
USCI IrDA receive control	UCA0IRRCTL	13h
USCI interrupt enable	UCA0IE	1Ch
USCI interrupt flags	UCA0IFG	1Dh
USCI interrupt vector word	UCA0IV	1Eh



Table 43. USCI_B0 Registers (Base Address: 05E0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI synchronous control 1	UCB0CTL1	00h
USCI synchronous control 0	UCB0CTL0	01h
USCI synchronous bit rate 0	UCB0BR0	06h
USCI synchronous bit rate 1	UCB0BR1	07h
USCI synchronous status	UCB0STAT	0Ah
USCI synchronous receive buffer	UCB0RXBUF	0Ch
USCI synchronous transmit buffer	UCB0TXBUF	0Eh
USCI I2C own address	UCB0I2COA	10h
USCI I2C slave address	UCB0I2CSA	12h
USCI interrupt enable	UCB0IE	1Ch
USCI interrupt flags	UCB0IFG	1Dh
USCI interrupt vector word	UCB0IV	1Eh

Table 44. USCI_A1 Registers (Base Address: 0600h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI control 1	UCA1CTL1	00h
USCI control 0	UCA1CTL0	01h
USCI baud rate 0	UCA1BR0	06h
USCI baud rate 1	UCA1BR1	07h
USCI modulation control	UCA1MCTL	08h
USCI status	UCA1STAT	0Ah
USCI receive buffer	UCA1RXBUF	0Ch
USCI transmit buffer	UCA1TXBUF	0Eh
USCI LIN control	UCA1ABCTL	10h
USCI IrDA transmit control	UCA1IRTCTL	12h
USCI IrDA receive control	UCA1IRRCTL	13h
USCI interrupt enable	UCA1IE	1Ch
USCI interrupt flags	UCA1IFG	1Dh
USCI interrupt vector word	UCA1IV	1Eh

www.ti.com

Table 45. USCI_B1 Registers (Base Address: 0620h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI synchronous control 1	UCB1CTL1	00h
USCI synchronous control 0	UCB1CTL0	01h
USCI synchronous bit rate 0	UCB1BR0	06h
USCI synchronous bit rate 1	UCB1BR1	07h
USCI synchronous status	UCB1STAT	0Ah
USCI synchronous receive buffer	UCB1RXBUF	0Ch
USCI synchronous transmit buffer	UCB1TXBUF	0Eh
USCI I2C own address	UCB1I2COA	10h
USCI I2C slave address	UCB1I2CSA	12h
USCI interrupt enable	UCB1IE	1Ch
USCI interrupt flags	UCB1IFG	1Dh
USCI interrupt vector word	UCB1IV	1Eh



Table 46. ADC12_A Registers (Base Address: 0700h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Control register 0	ADC12CTL0	00h
Control register 1	ADC12CTL1	02h
Control register 2	ADC12CTL2	04h
Interrupt-flag register	ADC12IFG	0Ah
Interrupt-enable register	ADC12IE	0Ch
Interrupt-vector-word register	ADC12IV	0Eh
ADC memory-control register 0	ADC12MCTL0	10h
ADC memory-control register 1	ADC12MCTL1	11h
ADC memory-control register 2	ADC12MCTL2	12h
ADC memory-control register 3	ADC12MCTL3	13h
ADC memory-control register 4	ADC12MCTL4	14h
ADC memory-control register 5	ADC12MCTL5	15h
ADC memory-control register 6	ADC12MCTL6	16h
ADC memory-control register 7	ADC12MCTL7	17h
ADC memory-control register 8	ADC12MCTL8	18h
ADC memory-control register 9	ADC12MCTL9	19h
ADC memory-control register 10	ADC12MCTL10	1Ah
ADC memory-control register 11	ADC12MCTL11	1Bh
ADC memory-control register 12	ADC12MCTL12	1Ch
ADC memory-control register 13	ADC12MCTL13	1Dh
ADC memory-control register 14	ADC12MCTL14	1Eh
ADC memory-control register 15	ADC12MCTL15	1Fh
Conversion memory 0	ADC12MEM0	20h
Conversion memory 1	ADC12MEM1	22h
Conversion memory 2	ADC12MEM2	24h
Conversion memory 3	ADC12MEM3	26h
Conversion memory 4	ADC12MEM4	28h
Conversion memory 5	ADC12MEM5	2Ah
Conversion memory 6	ADC12MEM6	2Ch
Conversion memory 7	ADC12MEM7	2Eh
Conversion memory 8	ADC12MEM8	30h
Conversion memory 9	ADC12MEM9	32h
Conversion memory 10	ADC12MEM10	34h
Conversion memory 11	ADC12MEM11	36h
Conversion memory 12	ADC12MEM12	38h
Conversion memory 13	ADC12MEM13	3Ah
Conversion memory 14	ADC12MEM14	3Ch
Conversion memory 15	ADC12MEM15	3Eh



Table 47. Comparator_B Registers (Base Address: 08C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Comp_B control register 0	CBCTL0	00h
Comp_B control register 1	CBCTL1	02h
Comp_B control register 2	CBCTL2	04h
Comp_B control register 3	CBCTL3	06h
Comp_B interrupt register	CBINT	0Ch
Comp_B interrupt vector word	CBIV	0Eh

Table 48. USB Configuration Registers (Base Address: 0900h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USB key and ID	USBKEYID	00h
USB module configuration	USBCNF	02h
USB PHY control	USBPHYCTL	04h
USB power control	USBPWRCTL	08h
USB PLL control	USBPLLCTL	10h
USB PLL divider	USBPLLDIV	12h
USB PLL interrupts	USBPLLIR	14h

Table 49. USB Control Registers (Base Address: 0920h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Input endpoint#0 configuration	IEPCNF_0	00h
Input endpoint #0 byte count	IEPCNT_0	01h
Output endpoint#0 configuration	OEPCNF_0	02h
Output endpoint #0 byte count	OEPCNT_0	03h
Input endpoint interrupt enables	IEPIE	0Eh
Output endpoint interrupt enables	OEPIE	0Fh
Input endpoint interrupt flags	IEPIFG	10h
Output endpoint interrupt flags	OEPIFG	11h
USB interrupt vector	USBIV	12h
USB maintenance	MAINT	16h
Time stamp	TSREG	18h
USB frame number	USBFN	1Ah
USB control	USBCTL	1Ch
USB interrupt enables	USBIE	1Dh
JSB interrupt flags	USBIFG	1Eh
Function address	FUNADR	1Fh



Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

Voltage applied at V _{CC} to V _{SS}	-0.3 V to 4.1 V
Voltage applied to any pin (excluding VCORE, VBUS, V18) (2)	-0.3 V to V _{CC} + 0.3 V
Diode current at any device pin	±2 mA
Storage temperature range, T _{stg} ⁽³⁾	-55°C to 150°C
Maximum operating junction temperature, T _J	95°C

- Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltages referenced to V_{SS}. VCORE is for internal device use only. No external DC loading or voltage should be applied.

 Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

Thermal Packaging Characteristics

	PARAMETER					
			LQFP (PN)	70		
		Low-K board (JESD51-3)	VQFN (RGC)	55		
θ _{JA} Ju			BGA (ZQE)	84	0000	
	Junction-to-ambient thermal resistance, still air		LQFP (PN)	45	°C/W	
		High-K board (JESD51-7)	VQFN (RGC)	25		
			BGA (ZQE)	46		
			LQFP (PN)	12		
θ_{JC}	Junction-to-case thermal resistance		VQFN (RGC)	12	°C/W	
			BGA (ZQE)	30		
			LQFP (PN)	22		
θ_{JB}	Junction-to-board thermal resistance		VQFN (RGC)	6	°C/W	
			BGA (ZQE)	20		



Recommended Operating Conditions

Typical values are specified at $V_{CC} = 3.3 \text{ V}$ and $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

			MIN	NOM	MAX	UNIT
		PMMCOREVx = 0	1.8		3.6	V
V_{CC}	Supply voltage during program execution and flash	PMMCOREVx = 0, 1	2.0		3.6	V
v CC	programming $(AV_{CC} = DV_{CC1/2} = DV_{CC})^{(1)(2)}$	PMMCOREVx = 0, 1, 2	2.2		3.6	V
		PMMCOREVx = 0, 1, 2, 3	2.4		3.6	V
		PMMCOREVx = 0	1.8		3.6	V
	Supply voltage during USB operation, USB PLL disabled,	PMMCOREVx = 0, 1	2.0		3.6	V
V	USB_EN = 1, UPLLEN = 0	PMMCOREVx = 0, 1, 2	2.2		3.6	V
V _{CC, USB}		PMMCOREVx = 0, 1, 2, 3	2.4		3.6	V
	Supply voltage during USB operation, USB PLL enabled (3),	PMMCOREVx = 2	2.2		3.6	V
	USB_EN = 1, UPLLEN = 1	PMMCOREVx = 2, 3	2.4		3.6	V
V _{SS}	Supply voltage (AV _{SS} = DV _{SS1/2} = DV _{SS})			0		V
T _A	Operating free-air temperature	I version	-40		85	°C
TJ	Operating junction temperature	I version	-40		85	°C
C _{VCORE}	Recommended capacitor at VCORE			470		nF
C _{DVCC} / C _{VCORE}	Capacitor ratio of DVCC to VCORE		10			
		PMMCOREVx = 0, 1.8 V \leq V _{CC} \leq 3.6 V (default condition)	0		8.0	
f _{SYSTEM}	Processor frequency (maximum MCLK frequency) (4)	PMMCOREVx = 1, 2.0 V ≤ V _{CC} ≤ 3.6 V	0		12.0	MHz
73131EW	(see Figure 1)	PMMCOREVx = 2, 2.2 V ≤ V _{CC} ≤ 3.6 V	0		20.0	
		PMMCOREVx = 3, 2.4 V ≤ V _{CC} ≤ 3.6 V	0		25.0	
f _{SYSTEM_USB}	Minimum processor frequency for USB operation		1.5			MHz
USB_wait	Wait state cycles during USB operation			16		cycles


⁽¹⁾ It is recommended to power AV_{CC} and DV_{CC} from the same source. A maximum difference of 0.3 V between AV_{CC} and DV_{CC} can be tolerated during power up and operation.

The minimum supply voltage is defined by the supervisor SVS levels when it is enabled. See the PMM, SVS High Side threshold parameters for the exact values and further details.

USB operation with USB PLL enabled requires PMMCOREVx ≥ 2 for proper operation.

Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.





The numbers within the fields denote the supported PMMCOREVx settings.

Figure 1. Maximum System Frequency

Electrical Characteristics

Active Mode Supply Current Into V_{CC} Excluding External Current

over recommended operating free-air temperature (unless otherwise noted) (1) (2) (3)

				FREQUENCY $(f_{DCO} = f_{MCLK} = f_{SMCLK})$												
PARAMETER	EXECUTION MEMORY	V _{CC}	PMMCOREV x	1 N	1Hz	8 N	1Hz	12 I	VIHz	20 I	MHz	25 I	ИНz	UNIT		
	III.Z.III.GTTT			TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX			
			0	0.36	0.47	2.32	2.60									
	Flash	0.01/	1	0.40		2.65		4.0	4.4					^		
AM, Flash		Flash	Flasii	3.0 V	2	0.44		2.90		4.3		7.1	7.7			mA
							3	0.46		3.10		4.6		7.6		10.1
			0	0.20	0.24	1.20	1.30									
	DAM	0.01/	1	0.22		1.35		2.0	2.2					^		
I _{AM} , RAM	RAM	RAM 3.0 V	2	0.24		1.50		2.2		3.7	4.2			mA		
			3	0.26		1.60		2.4		3.9		5.3	6.2			

⁽¹⁾ All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.

⁽²⁾ The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.

⁽³⁾ Characterized with program executing typical data processing. USB disabled (VUSBEN = 0, SLDOEN = 0). f_{ACLK} = 32786 Hz, f_{DCO} = f_{MCLK} = f_{SMCLK} at specified frequency. XTS = CPUOFF = SCG0 = SCG1 = OSCOFF= SMCLKOFF = 0.



Low-Power Mode Supply Currents (Into V_{cc}) Excluding External Current

	DADAMETED		DADAMETED		-40°C		25	25°C 60°C			85	UNIT
PARAMETER		V _{CC}	PMMCOREVx	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	UNII
_	Low-power mode 0 ⁽³⁾⁽⁴⁾	2.2 V	0	73		77	85	80		85	97	
I _{LPM0,1MHz}	Low-power mode o	3.0 V	3	79		83	92	88		95	105	μΑ
	L n n d . 0(5)(4)	2.2 V	0	6.5		6.5	12	10		11	17	
I _{LPM2}	Low-power mode 2 ⁽⁵⁾⁽⁴⁾	3.0 V	3	7.0		7.0	13	11		12	18	μΑ
			0	1.60		1.90		2.6		5.6		
		2.2 V	1	1.65		2.00		2.7		5.9		
			2	1.75		2.15		2.9		6.1		
I _{LPM3,XT1LF}	Low-power mode 3, crystal mode (6) (4)	3.0 V	0	1.8		2.1	2.9	2.8		5.8	8.3	.3 μΑ
			1	1.9		2.3		2.9		6.1		
			2	2.0		2.4		3.0		6.3		
			3	2.0		2.5	3.9	3.1		6.4	9.3	
			0	1.1		1.4	2.7	1.9		4.9	7.4	
	Low-power mode 3,	0.0.1/	1	1.1		1.4		2.0		5.2		
I _{LPM3,VLO}	VLO mode ⁽⁷⁾⁽⁴⁾	3.0 V	2	1.2		1.5		2.1		5.3		μΑ
			3	1.3		1.6	3.0	2.2		5.4	8.5	
			0	0.9		1.1	1.5	1.8		4.8	7.3	
	1 avv navvar na da 4 (8) (4)	0.014	1	1.1		1.2		2.0		5.1		μΑ
I _{LPM4}	Low-power mode 4 ⁽⁸⁾⁽⁴⁾	3.0 V	2	1.2		1.2		2.1		5.2		
			3	1.3		1.3	1.6	2.2		5.3	8.1	
I _{LPM4.5}	Low-power mode 4.5 ⁽⁹⁾	3.0 V		0.15		0.18	0.35	0.26		0.5	1.0	μΑ

- (1) All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.
- (2) The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.
- (3) Current for watchdog timer clocked by SMCLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 0 (LPM0); f_{ACLK} = 32768 Hz, f_{MCLK} = 0 MHz, f_{SMCLK} = f_{DCO} = 1 MHz USB disabled (VUSBEN = 0, SLDOEN = 0).
- (4) Current for brownout, high-side supervisor (SVS_H) normal mode included. Low-side supervisor and monitor disabled (SVS_L, SVM_L). High-side monitor disabled (SVM_H). RAM retention enabled.
- (5) Current for watchdog timer and RTC clocked by ACLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0 (LPM2); f_{ACLK} = 32768 Hz, f_{MCLK} = 0 MHz, f_{SMCLK} = f_{DCO} = 0 MHz; DCO setting = 1 MHz operation, DCO bias generator enabled. USB disabled (VUSBEN = 0, SLDOEN = 0)
- (6) Current for watchdog timer and RTC clocked by ACLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3); f_{ACLK} = 32768 Hz, f_{MCLK} = f_{SMCLK} = f_{DCO} = 0 MHz USB disabled (VUSBEN = 0, SLDOEN = 0)
- (7) Current for watchdog timer and RTC clocked by ACLK included. ACLK = VLO.

 CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3); f_{ACLK} = f_{VLO}, f_{MCLK} = f_{DCO} = 0 MHz

 USB disabled (VUSBEN = 0, SLDOEN = 0)
- (8) CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1 (LPM4); f_{DCO} = f_{ACLK} = f_{MCLK} = 0 MHz USB disabled (VUSBEN = 0, SLDOEN = 0)
- (9) Internal regulator disabled. No data retention. CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1, PMMREGOFF = 1 (LPM4.5); fDCO = fACLK = fMCLK = fSMCLK = 0 MHz



Schmitt-Trigger Inputs – General Purpose I/O⁽¹⁾ (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7) (P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3, RST/NMI)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V	Positive going input threshold voltage		1.8 V	0.80		1.40	V
v _{IT+}	V _{IT+} Positive-going input threshold voltage		3 V	1.50		2.10	V
M. Nameline maintain invest the call and the call		1.8 V	0.45		1.00	V	
V _{IT}	Negative-going input threshold voltage	nage	3 V	0.75		1.65	v
V	January and the same brustown of a AV		1.8 V	0.3		0.85	V
V_{hys}	Input voltage hysteresis (V _{IT+} – V _{IT-})		3 V	0.4		1.0	v
R _{Pull}	Pullup and pulldown resistor ⁽²⁾	For pullup: V _{IN} = V _{SS} For pulldown: V _{IN} = V _{CC}		20	35	50	kΩ
C _I	Input capacitance	$V_{IN} = V_{SS}$ or V_{CC}			5		pF

- (1) Same parametrics apply to clock input pin when crystal bypass mode is used on XT1 (XIN) or XT2 (XT2IN).
- (2) Also applies to RST pin when pullup or pulldown resistor is enabled.

Inputs – Ports P1 and P2⁽¹⁾ (P1.0 to P1.7, P2.0 to P2.7)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	v_{cc}	MIN	MAX	UNIT
t _{(in}	t) External interrupt timing (2)	External trigger pulse duration to set interrupt flag	2.2 V, 3 V	20		ns

- (1) Some devices may contain additional ports with interrupts. See the block diagram and terminal function descriptions.
- (2) An external signal sets the interrupt flag every time the minimum interrupt pulse duration t_(int) is met. It may be set by trigger signals shorter than t_(int).

Leakage Current – General Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7) (P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3, RST/NMI)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	MAX	UNIT
I _{lkg(Px.x)}	High-impedance leakage current	(1) (2)	1.8 V, 3 V	-50	50	nA

- (1) The leakage current is measured with VSS or VCC applied to the corresponding pin(s), unless otherwise noted.
- (2) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is disabled.

Outputs – General Purpose I/O (Full Drive Strength) (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7) (P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
		$I_{(OHmax)} = -3 \text{ mA}^{(1)}$	1.8 V	V _{CC} – 0.25	V_{CC}	V
V	High level output voltage	$I_{(OHmax)} = -10 \text{ mA}^{(2)}$	1.6 V	V _{CC} – 0.60	V_{CC}	
V _{OH}		$I_{(OHmax)} = -5 \text{ mA}^{(1)}$	3 V	V _{CC} – 0.25	V_{CC}	V
		$I_{(OHmax)} = -15 \text{ mA}^{(2)}$	3 V	V _{CC} - 0.60	V_{CC}	
		I _(OLmax) = 3 mA ⁽¹⁾	4.0.14	V_{SS}	$V_{SS} + 0.25$	
V		I _(OLmax) = 10 mA ⁽²⁾	1.8 V	V _{SS}	V _{SS} + 0.60	
V _{OL}	Low-level output voltage	$I_{O(1 \text{ max})} = 5 \text{ mA}^{(1)}$	V_{SS}	$V_{SS} + 0.25$	V	
		$I_{(OLmax)} = 15 \text{ mA}^{(2)}$	3 V	V_{SS}	$V_{SS} + 0.60$	

- The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.
- (2) The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±100 mA to hold the maximum voltage drop specified.



Outputs – General Purpose I/O (Reduced Drive Strength) (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7) (P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
		$I_{(OHmax)} = -1 \text{ mA}^{(2)}$	1.8 V	V _{CC} - 0.25	V_{CC}	
V _{OH}	High lovel output voltage	$I_{(OHmax)} = -3 \text{ mA}^{(3)}$	1.0 V	V _{CC} - 0.60	V_{CC}	V
	High-level output voltage	$I_{OHmax} = -2 \text{ mA}^{(2)}$	V _{CC} - 0.25	V_{CC}	V	
		$I_{(OHmax)} = -6 \text{ mA}^{(3)}$	3.0 V	V _{CC} - 0.60	V_{CC}	
		$I_{(OLmax)} = 1 \text{ mA}^{(2)}$	401/	V _{SS}	$V_{SS} + 0.25$	V
.,	Low level output voltage	$I_{(OLmax)} = 3 \text{ mA}^{(3)}$	1.8 V	V_{SS}	$V_{SS} + 0.60$	
V _{OL}	Low-level output voltage	$I_{(OLmax)} = 2 \text{ mA}^{(2)}$	3.0 V	V_{SS}	$V_{SS} + 0.25$	
		$I_{(OLmax)} = 6 \text{ mA}^{(3)}$	3.0 V	V _{SS}	$V_{SS} + 0.60$	

- Selecting reduced drive strength may reduce EMI.
- The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop
- The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined, should not exceed ±100 mA to hold the maximum voltage drop specified.


Output Frequency - General Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7) (P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3)


	PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
f _{Px.y}	Port output frequency	See (1)(2)	V _{CC} = 1.8 V, PMMCOREVx = 0		16	MHz
	(with load)	See VVV	V _{CC} = 3 V, PMMCOREVx = 3		25	IVITZ
6 Clask subsubficaciones		ACLK, SMCLK,	V _{CC} = 1.8 V, PMMCOREVx = 0		16	MHz
f _{Port_CLK}	Clock output frequency	MCLK, $C_L = 20 \text{ pF}^{(2)}$	V _{CC} = 3 V, PMMCOREVx = 3		25	IVITIZ


⁽¹⁾ A resistive divider with 2 x R1 between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider. For full drive strength, R1 = 550 Ω . For reduced drive strength, R1 = 1.6 k Ω . C_L = 20 pF is connected to the output to V_{SS} . The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.




Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0)














Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)





TYPICAL HIGH-LEVEL OUTPUT CURRENT VS HIGH-LEVEL OUTPUT VOLTAGE 0.0 $V_{cc} = 3.0 \text{ V}$ - Typical High-Level Output Current - mA -5.0 Px.y -10.0 -15.0 -20.0 -25.0 -30.0 -35.0 -40.0 -45.0 $T_A = 85^{\circ}C$ -50.0 -55.0 $T_A = 25^{\circ}C$ -60.0 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 V_{OH} - High-Level Output Voltage - V Figure 8.





Crystal Oscillator, XT1, Low-Frequency Mode⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
	Differential XT1 oscillator	$f_{OSC} = 32768 \text{ Hz}, \text{ XTS} = 0, \text{ XT1BYPASS} = 0, \text{ XT1DRIVEx} = 1, T_A = 25^{\circ}\text{C}$			0.075		
$\Delta I_{DVCC.LF}$	crystal current consumption from lowest drive setting, LF	f_{OSC} = 32768 Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVEx = 2, T_A = 25°C	3.0 V		0.170		μΑ
	mode	f_{OSC} = 32768 Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVEx = 3, T_A = 25°C			0.290		
f _{XT1,LF0}	XT1 oscillator crystal frequency, LF mode	XTS = 0, XT1BYPASS = 0			32768		Hz
f _{XT1,LF,SW}	XT1 oscillator logic-level square-wave input frequency, LF mode	XTS = 0, XT1BYPASS = 1 ⁽²⁾ (3)		10	32.768	50	kHz
04	Oscillation allowance for	$XTS = 0$, $XT1BYPASS = 0$, $XT1DRIVEx = 0$, $f_{XT1,LF} = 32768$ Hz, $C_{L,eff} = 6$ pF			210		kΩ
OA _{LF}	LF crystals ⁽⁴⁾	$XTS = 0$, $XT1BYPASS = 0$, $XT1DRIVEx = 1$, $f_{XT1,LF} = 32768$ Hz, $C_{L,eff} = 12$ pF			300		
		$XTS = 0$, $XCAPx = 0^{(6)}$			2		
0	Integrated effective load	XTS = 0, $XCAPx = 1$			5.5		
$C_{L,eff}$	capacitance, LF mode ⁽⁵⁾	XTS = 0, XCAPx = 2			8.5		pF
		XTS = 0, XCAPx = 3			12.0		•
	Duty cycle, LF mode	XTS = 0, Measured at ACLK, f _{XT1,LF} = 32768 Hz		30		70	%
f _{Fault,LF}	Oscillator fault frequency, LF mode (7)	$XTS = 0^{(8)}$		10		10000	Hz
	Startus time I F made	$f_{OSC} = 32768$ Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVEx = 0, $T_A = 25^{\circ}C$, $C_{L,eff} = 6$ pF	201/		1000		
t _{START,LF}	Startup time, LF mode	f _{OSC} = 32768 Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVEx = 3, T _A = 25°C, C _{L,eff} = 12 pF	3.0 V		500		ms

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
 - (a) Keep the trace between the device and the crystal as short as possible.
 - (b) Design a good ground plane around the oscillator pins.
 - (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - (f) If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this data sheet.
- 3) Maximum frequency of operation of the entire device cannot be exceeded.
- (4) Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the XT1DRIVEx settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:
 - (a) For XT1DRIVEx = 0, $C_{L,eff} \le 6 pF$.
 - (b) For XT1DRIVEx = 1, 6 pF \leq C_{L,eff} \leq 9 pF.
 - (c) For XT1DRIVEx = 2, 6 pF \leq C_{L,eff} \leq 10 pF.
 - (d) For XT1DRIVEx = 3, $C_{L,eff} \ge 6 pF$.
- (5) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (6) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- (7) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (8) Measured with logic-level input frequency but also applies to operation with crystals.



Crystal Oscillator, XT2

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT	
		$f_{OSC} = 4$ MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVEx = 0, $T_A = 25$ °C			200			
	XT2 oscillator crystal	f_{OSC} = 12 MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVEx = 1, T_A = 25°C	3.0 V		260		μA	
I _{DVCC.XT2}	current consumption	f_{OSC} = 20 MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVEx = 2, T_A = 25°C	3.0 V		325		μΑ	
		f_{OSC} = 32 MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVEx = 3, T_A = 25°C			450			
f _{XT2,HF0}	XT2 oscillator crystal frequency, mode 0	XT2DRIVEx = 0, XT2BYPASS = 0 ⁽³⁾		4		8	MHz	
f _{XT2,HF1}	XT2 oscillator crystal frequency, mode 1	XT2DRIVEx = 1, XT2BYPASS = 0 ⁽³⁾		8		16	MHz	
f _{XT2,HF2}	XT2 oscillator crystal frequency, mode 2	XT2DRIVEx = 2, XT2BYPASS = 0 ⁽³⁾		16		24	MHz	
f _{XT2,HF3}	XT2 oscillator crystal frequency, mode 3	XT2DRIVEx = 3, XT2BYPASS = 0 ⁽³⁾		24		32	MHz	
f _{XT2,HF,SW}	XT2 oscillator logic-level square-wave input frequency, bypass mode	XT2BYPASS = 1 (4) (3)		0.7		32	MHz	
	Oscillation allowance for	$XT2DRIVEx = 0$, $XT2BYPASS = 0$, $f_{XT2,HF0} = 6$ MHz, $C_{L,eff} = 15$ pF			450			
04		$XT2DRIVEx = 1$, $XT2BYPASS = 0$, $f_{XT2,HF1} = 12$ MHz, $C_{L,eff} = 15$ pF			320		0	
OA _{HF}	HF crystals ⁽⁵⁾	$XT2DRIVEx = 2$, $XT2BYPASS = 0$, $f_{XT2,HF2} = 20$ MHz, $C_{L,eff} = 15$ pF			200		Ω	
		$XT2DRIVEx = 3$, $XT2BYPASS = 0$, $f_{XT2,HF3} = 32$ MHz, $C_{L,eff} = 15$ pF			200			
	Otantus tima	$f_{OSC} = 6$ MHz, XT2BYPASS = 0, XT2DRIVEx = 0, $T_A = 25^{\circ}\text{C}$, $C_{L,eff} = 15$ pF	3.0 V		0.5			
t _{START,HF}	Startup time	f_{OSC} = 20 MHz, XT2BYPASS = 0, XT2DRIVEx = 2, T_A = 25°C, $C_{L,eff}$ = 15 pF	3.0 V		0.3		ms	
$C_{L,eff}$	Integrated effective load capacitance, HF mode ^{(6) (1)}				1		pF	
	Duty cycle	Measured at ACLK, f _{XT2,HF2} = 20 MHz		40	50	60	%	
f _{Fault,HF}	Oscillator fault frequency (7)	XT2BYPASS = 1 (8)		30		300	kHz	

- (1) Requires external capacitors at both terminals. Values are specified by crystal manufacturers. In general, an effective load capacitance of up to 18 pF can be supported.
- (2) To improve EMI on the XT2 oscillator the following guidelines should be observed.
 - (a) Keep the traces between the device and the crystal as short as possible.
 - (b) Design a good ground plane around the oscillator pins.
 - (c) Prevent crosstalk from other clock or data lines into oscillator pins XT2IN and XT2OUT.
 - (d) Avoid running PCB traces underneath or adjacent to the XT2IN and XT2OUT pins.
 - (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XT2IN and XT2OUT pins.
- (f) If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.

 3) This represents the maximum frequency that can be input to the device externally. Maximum frequency achievable on the device
- operation is based on the frequencies present on ACLK, MCLK, and SMCLK cannot be exceed for a given range of operation.
- (4) When XT2BYPASS is set, the XT2 circuit is automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this data sheet.
- (5) Oscillation allowance is based on a safety factor of 5 for recommended crystals.
- (6) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
 - Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (7) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (8) Measured with logic-level input frequency but also applies to operation with crystals.



Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f_{VLO}	VLO frequency	Measured at ACLK	1.8 V to 3.6 V	6	9.4	14	kHz
df_{VLO}/d_{T}	VLO frequency temperature drift	Measured at ACLK ⁽¹⁾	1.8 V to 3.6 V		0.5		%/°C
df_{VLO}/dV_{CC}	VLO frequency supply voltage drift	Measured at ACLK ⁽²⁾	1.8 V to 3.6 V		4		%/V
	Duty cycle	Measured at ACLK	1.8 V to 3.6 V	40	50	60	%

Calculated using the box method: (MAX(-40 to 85° C) – MIN(-40 to 85° C)) / MIN(-40 to 85° C) / (85° C – (-40°C)) Calculated using the box method: (MAX(1.8 to 3.6 V) – MIN(1.8 to 3.6 V)) / MIN(1.8 to 3.6 V) / (3.6 V – 1.8 V)

Internal Reference, Low-Frequency Oscillator (REFO)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
I _{REFO}	REFO oscillator current consumption	T _A = 25°C	1.8 V to 3.6 V		3		μ A
	REFO frequency calibrated	Measured at ACLK	1.8 V to 3.6 V		32768		Hz
f _{REFO}	REFO absolute tolerance calibrated	Full temperature range	1.8 V to 3.6 V	-3.5		3.5	%
		T _A = 25°C	3 V	-1.5		1.5	%
df_{REFO}/d_{T}	REFO frequency temperature drift	Measured at ACLK ⁽¹⁾	1.8 V to 3.6 V		0.01		%/°C
df_{REFO}/dV_{CC}	REFO frequency supply voltage drift	Measured at ACLK (2)	1.8 V to 3.6 V		1.0		%/V
	Duty cycle	Measured at ACLK	1.8 V to 3.6 V	40	50	60	%
t _{START}	REFO startup time	40%/60% duty cycle	1.8 V to 3.6 V		25		μs

Calculated using the box method: (MAX(-40 to 85° C) – MIN(-40 to 85° C)) / MIN(-40 to 85° C) / (85° C – (-40°C)) Calculated using the box method: (MAX(1.8 to 3.6 V) – MIN(1.8 to 3.6 V)) / MIN(1.8 to 3.6 V) / (3.6 V – 1.8 V)



DCO Frequency

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{DCO(0,0)}	DCO frequency (0, 0) ⁽¹⁾	DCORSELx = 0, DCOx = 0, MODx = 0	0.07		0.20	MHz
f _{DCO(0,31)}	DCO frequency (0, 31) ⁽¹⁾	DCORSELx = 0, DCOx = 31, MODx = 0	0.70		1.70	MHz
f _{DCO(1,0)}	DCO frequency (1, 0) ⁽¹⁾	DCORSELx = 1, DCOx = 0, MODx = 0	0.15		0.36	MHz
f _{DCO(1,31)}	DCO frequency (1, 31) ⁽¹⁾	DCORSELx = 1, DCOx = 31, MODx = 0	1.47		3.45	MHz
f _{DCO(2,0)}	DCO frequency (2, 0) ⁽¹⁾	DCORSELx = 2, $DCOx = 0$, $MODx = 0$	0.32		0.75	MHz
f _{DCO(2,31)}	DCO frequency (2, 31) ⁽¹⁾	DCORSELx = 2, DCOx = 31, MODx = 0	3.17		7.38	MHz
f _{DCO(3,0)}	DCO frequency (3, 0) ⁽¹⁾	DCORSELx = 3, $DCOx = 0$, $MODx = 0$	0.64		1.51	MHz
f _{DCO(3,31)}	DCO frequency (3, 31) ⁽¹⁾	DCORSELx = 3, DCOx = 31, MODx = 0	6.07		14.0	MHz
f _{DCO(4,0)}	DCO frequency (4, 0) ⁽¹⁾	DCORSELx = 4, DCOx = 0, MODx = 0	1.3		3.2	MHz
f _{DCO(4,31)}	DCO frequency (4, 31) ⁽¹⁾	DCORSELx = 4, DCOx = 31, MODx = 0	12.3		28.2	MHz
f _{DCO(5,0)}	DCO frequency (5, 0) ⁽¹⁾	DCORSELx = 5, $DCOx = 0$, $MODx = 0$	2.5		6.0	MHz
f _{DCO(5,31)}	DCO frequency (5, 31) ⁽¹⁾	DCORSELx = 5, DCOx = 31, MODx = 0	23.7		54.1	MHz
f _{DCO(6,0)}	DCO frequency (6, 0) ⁽¹⁾	DCORSELx = 6, DCOx = 0, MODx = 0	4.6		10.7	MHz
f _{DCO(6,31)}	DCO frequency (6, 31) ⁽¹⁾	DCORSELx = 6, DCOx = 31, MODx = 0	39.0		88.0	MHz
f _{DCO(7,0)}	DCO frequency (7, 0) ⁽¹⁾	DCORSELx = 7, DCOx = 0, MODx = 0	8.5		19.6	MHz
f _{DCO(7,31)}	DCO frequency (7, 31) ⁽¹⁾	DCORSELx = 7, DCOx = 31, MODx = 0	60		135	MHz
S _{DCORSEL}	Frequency step between range DCORSEL and DCORSEL + 1	$S_{RSEL} = f_{DCO(DCORSEL+1,DCO)}/f_{DCO(DCORSEL,DCO)}$	1.2		2.3	ratio
S _{DCO}	Frequency step between tap DCO and DCO + 1	$S_{DCO} = f_{DCO(DCORSEL,DCO+1)}/f_{DCO(DCORSEL,DCO)}$	1.02		1.12	ratio
	Duty cycle	Measured at SMCLK	40	50	60	%
df _{DCO} /dT	DCO frequency temperature drift ⁽²⁾	f _{DCO} = 1 MHz		0.1		%/°C
df _{DCO} /dV _{CC}	DCO frequency voltage drift ⁽³⁾	f _{DCO} = 1 MHz		1.9		%/V

- When selecting the proper DCO frequency range (DCORSELx), the target DCO frequency, f_{DCO}, should be set to reside within the range of $f_{DCO(n, 0),MAX} \le f_{DCO} \le f_{DCO(n, 31),MIN}$, where $f_{DCO(n, 0),MAX}$ represents the maximum frequency specified for the DCO frequency, range n, tap 0 (DCOx = 0) and $f_{DCO(n, 31),MIN}$ represents the minimum frequency specified for the DCO frequency, range n, tap 31 (DCOx = 31). This ensures that the target DCO frequency resides within the range selected. It should also be noted that if the actual f_{DCO} frequency for the selected range causes the FLL or the application to select tap 0 or 31, the DCO fault flag is set to report that the selected range is at its minimum or maximum tap setting.
- Calculated using the box method: (MAX(-40 to 85° C) MIN(-40 to 85° C)) / MIN(-40 to 85° C) / (85° C (-40° C)) Calculated using the box method: (MAX(1.8 to 3.6 V) MIN(1.8 to 3.6 V)) / MIN(1.8 to 3.6 V) / (3.6 V 1.8 V)




Figure 10. Typical DCO Frequency



PMM, Brown-Out Reset (BOR)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V(DV _{CC} _BOR_IT-)	BOR _H on voltage, DV _{CC} falling level	$I dDV_{CC}/d_t I < 3 V/s$			1.45	V
V(DV _{CC} _BOR_IT+)	BOR _H off voltage, DV _{CC} rising level	$I dDV_{CC}/d_t I < 3 V/s$	0.80	1.30	1.50	V
V(DV _{CC} _BOR_hys)	BOR _H hysteresis		60		250	mV
t _{RESET}	Pulse duration required at RST/NMI pin to accept a reset		2			μs

PMM, Core Voltage

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
V _{CORE3} (AM)	Core voltage, active mode, PMMCOREV = 3	$2.4 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.90	V
V _{CORE2} (AM)	Core voltage, active mode, PMMCOREV = 2	$2.2 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.80	V
V _{CORE1} (AM)	Core voltage, active mode, PMMCOREV = 1	$2.0 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.60	V
V _{CORE0} (AM)	Core voltage, active mode, PMMCOREV = 0	1.8 V ≤ DV _{CC} ≤ 3.6 V	1.40	V
V _{CORE3} (LPM)	Core voltage, low-current mode, PMMCOREV = 3	2.4 V ≤ DV _{CC} ≤ 3.6 V	1.94	٧
V _{CORE2} (LPM)	Core voltage, low-current mode, PMMCOREV = 2	2.2 V ≤ DV _{CC} ≤ 3.6 V	1.84	V
V _{CORE1} (LPM)	Core voltage, low-current mode, PMMCOREV = 1	2.0 V ≤ DV _{CC} ≤ 3.6 V	1.64	V
V _{CORE0} (LPM)	Core voltage, low-current mode, PMMCOREV = 0	1.8 V ≤ DV _{CC} ≤ 3.6 V	1.44	V

PMM, SVS High Side

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVSHE = 0, DV _{CC} = 3.6 V		0		nA
I _(SVSH)	SVS current consumption	SVSHE = 1, DV _{CC} = 3.6 V, SVSHFP = 0		200		nA
		SVSHE = 1, DV _{CC} = 3.6 V, SVSHFP = 1		1.5		μΑ
		SVSHE = 1, SVSHRVL = 0	1.57	1.68	1.78	
V	SVS _H on voltage level (1)	SVSHE = 1, SVSHRVL = 1	1.79	1.88	1.98	V
V _(SVSH_IT-)	5V5H on voltage level	SVSHE = 1, SVSHRVL = 2	1.98	2.08	2.21	V
		SVSHE = 1, SVSHRVL = 3	2.10	2.18	2.31	
		SVSHE = 1, SVSMHRRL = 0	1.62	1.74	1.85	
		SVSHE = 1, SVSMHRRL = 1	1.88	1.94	2.07	
		SVSHE = 1, SVSMHRRL = 2	2.07	2.14	2.28	
V	SVS _H off voltage level ⁽¹⁾	SVSHE = 1, SVSMHRRL = 3	2.20	2.30	2.42	V
V _(SVSH_IT+)		SVSHE = 1, SVSMHRRL = 4	2.32	2.40	2.55	
		SVSHE = 1, SVSMHRRL = 5	2.52	2.70	2.88	
		SVSHE = 1, SVSMHRRL = 6	2.90	3.10	3.23	
		SVSHE = 1, SVSMHRRL = 7	2.90	3.10	3.23	
	CVC managetica delevi	SVSHE = 1, $dV_{DVCC}/dt = 10 \text{ mV}/\mu\text{s}$, SVSHFP = 1		2.5		
t _{pd(SVSH)}	SVS _H propagation delay	SVSHE = 1, $dV_{DVCC}/dt = 1 \text{ mV}/\mu\text{s}$, SVSHFP = 0		20		μs
	CVC on or off dolou time	SVSHE = 0 → 1, SVSHFP = 1		12.5		
t _(SVSH)	SVS _H on or off delay time ─	SVSHE = 0 → 1, SVSHFP = 0		100		μs
dV _{DVCC} /dt	DVCC rise time		0		1000	V/s

⁽¹⁾ The SVS_H settings available depend on the VCORE (PMMCOREVx) setting. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx and MSP430x6xx Family User's Guide* (SLAU208) on recommended settings and use.



PMM, SVM High Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVMHE = 0, DV _{CC} = 3.6 V		0		nA
I _(SVMH)	SVM _H current consumption	SVMHE= 1, DV _{CC} = 3.6 V, SVMHFP = 0		200		nA
		SVMHE = 1, DV _{CC} = 3.6 V, SVMHFP = 1		1.5		μΑ
		SVMHE = 1, SVSMHRRL = 0	1.62	1.74	1.85	
		SVMHE = 1, SVSMHRRL = 1	1.88	1.94	2.07	
		SVMHE = 1, SVSMHRRL = 2	2.07	2.14	2.28	
		SVMHE = 1, SVSMHRRL = 3	2.20	2.30	2.42	
$V_{(SVMH)}$	SVM _H on or off voltage level ⁽¹⁾	SVMHE = 1, SVSMHRRL = 4	2.32	2.40	2.55	V
		SVMHE = 1, SVSMHRRL = 5	2.52	2.70	2.88	
		SVMHE = 1, SVSMHRRL = 6	2.90	3.10	3.23	
		SVMHE = 1, SVSMHRRL = 7	2.90	3.10	3.23	
		SVMHE = 1, SVMHOVPE = 1		3.75		
	OVM arrangetion date:	SVMHE = 1, $dV_{DVCC}/dt = 10 \text{ mV}/\mu\text{s}$, SVMHFP = 1		2.5		
^t pd(SVMH)	SVM _H propagation delay	SVMHE = 1, $dV_{DVCC}/dt = 1 \text{ mV}/\mu s$, SVMHFP = 0		20		μs
	CVM on or off delegations	SVMHE = $0 \rightarrow 1$, SVMHFP = 1		12.5		
t _(SVMH)	SVM _H on or off delay time	SVMHE = $0 \rightarrow 1$, SVMHFP = 0		100		μs

⁽¹⁾ The SVM_H settings available depend on the VCORE (PMMCOREVx) setting. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx and MSP430x6xx Family User's Guide* (SLAU208) on recommended settings and use.

PMM, SVS Low Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVSLE = 0, PMMCOREV = 2		0		nA
SVS _L current consumption		SVSLE = 1, PMMCOREV = 2, SVSLFP = 0		200		nA
(= -,	consumption	SVSLE = 1, PMMCOREV = 2, SVSLFP = 1		1.5		μΑ
	OVO proposition delevi	SVSLE = 1, dV _{CORE} /dt = 10 mV/ μ s, SVSLFP = 1		2.5		
t _{pd} (SVSL)	SVS _L propagation delay	SVSLE = 1, $dV_{CORE}/dt = 1 \text{ mV}/\mu\text{s}$, SVSLFP = 0		20		μs
	SVS _I on or off delay	SVSLE = 0 \rightarrow 1, dV _{CORE} /dt = 10 mV/ μ s, SVSLFP = 1		12.5		
t _(SVSL)	time	SVSLE = 0 \rightarrow 1, dV _{CORE} /dt = 1 mV/ μ s, SVSLFP = 0		100		μs

PMM, SVM Low Side

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVMLE = 0, PMMCOREV = 2		0		nA
I _(SVML) SVM _L current consumption		SVMLE= 1, PMMCOREV = 2, SVMLFP = 0		200		nA
		SVMLE= 1, PMMCOREV = 2, SVMLFP = 1		1.5		μ A
	CVM propagation dalay	SVMLE = 1, $dV_{CORE}/dt = 10 \text{ mV}/\mu\text{s}$, SVMLFP = 1		2.5		
^T pd(SVML)	SVM _L propagation delay	SVMLE = 1, $dV_{CORE}/dt = 1 \text{ mV}/\mu\text{s}$, SVMLFP = 0		20		μs
OVA		SVMLE = 0 \rightarrow 1, dV _{CORE} /dt = 10 mV/ μ s, SVMLFP = 1		12.5		
t _(SVML)	SVM _L on or off delay time	SVMLE = 0 \rightarrow 1, dV _{CORE} /dt = 1 mV/ μ s, SVMLFP = 0		100		μs



Wake-Up From Low-Power Modes and Reset

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITION	ONS	MIN	TYP	MAX	UNIT
	Wake-up time from LPM2,	PMMCOREV = SVSMLRRL = n	f _{MCLK} ≥ 4.0 MHz		3.5	7.5	
		1.0 MHz < f _{MCLK} < 4.0 MHz		4.5	9	μs	
twake-up-slow	Wake-up time from LPM2, LPM3 or LPM4 to active mode ⁽²⁾	PMMCOREV = SVSMLRRL = n (where n = 0, 1, 2, or 3), SVSLFP = 0			150	165	μs
t _{WAKE-UP-LPM5}	Wake-up time from LPM4.5 to active mode (3)				2	3	ms
t _{WAKE-UP-RESET}	Wake-up time from RST or BOR event to active mode (3)				2	3	ms

- (1) This value represents the time from the wakeup event to the first active edge of MCLK. The wakeup time depends on the performance mode of the low side supervisor (SVS_L) and low side monitor (SVM_L). Fastest wakeup times are possible with SVS_L and SVM_L in full performance mode or disabled when operating in AM, LPM0, and LPM1. Various options are available for SVS_L and SVM_L while operating in LPM2, LPM3, and LPM4. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx* and *MSP430x6xx Family User's Guide* (SLAU208).
- (2) This value represents the time from the wakeup event to the first active edge of MCLK. The wakeup time depends on the performance mode of the low side supervisor (SVS_L) and low side monitor (SVM_L). In this case, the SVS_L and SVM_L are in normal mode (low current) mode when operating in AM, LPM0, and LPM1. Various options are available for SVS_L and SVM_L while operating in LPM2, LPM3, and LPM4. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx and MSP430x6xx Family User's Guide* (SLAU208).
- (3) This value represents the time from the wakeup event to the reset vector execution.

Timer_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{TA}	Timer_A input clock frequency	Internal: SMCLK, ACLK, External: TACLK, Duty cycle = 50% ± 10%	1.8 V, 3 V			25	MHz
t _{TA,cap}	Timer_A capture timing	All capture inputs, minimum pulse duration required for capture	1.8 V, 3 V	20			ns

Timer B

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{TB}	Timer_B input clock frequency	Internal: SMCLK, ACLK, External: TBCLK, Duty cycle = 50% ± 10%	1.8 V, 3 V			25	MHz
t _{TB,cap}	Timer_B capture timing	All capture inputs, minimum pulse duration required for capture	1.8 V, 3 V	20			ns

www.ti.com

USCI (UART Mode) Recommended Operating Conditions

•		. •					
	PARAMETER	CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{USCI}	USCI input clock frequency	Internal: SMCLK, ACLK, External: UCLK, Duty cycle = 50% ± 10%				f _{SYSTEM}	MHz
f _{BITCLK}	BITCLK clock frequency (equals baud rate in MBaud)					1	MHz

USCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	UNIT
t _t UART receive deglitch time (1)		2.2 V	50	600		
	t _t UART receive deglitch time		3 V	50	600	ns

Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized, their duration should exceed the maximum specification of the deglitch time.

USCI (SPI Master Mode) Recommended Operating Conditions

PARAMETER	CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{USCI} USCI input clock frequency	Internal: SMCLK, ACLK, Duty cycle = 50% ± 10%				f _{SYSTEM}	MHz

USCI (SPI Master Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note (1), Figure 11 and Figure 12)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{USCI}	USCI input clock frequency	SMCLK, ACLK, Duty cycle = 50% ± 10%				f _{SYSTEM}	MHz
		PMMCOREV = 0	1.8 V	55			
	COMI input data actua tima	PIVIVICOREV = 0	3.0 V	38			ns
t _{SU,MI}	SOMI input data setup time	PMMCOREV = 3	2.4 V	30			
		F IVIIVICONE V = 3	3.0 V	25			ns
	PMMCOREV = 0	1.8 V	0				
$t_{\text{HD},\text{MI}}$	OOM invest data hadding	PMMCOREV = 0	3.0 V	0			ns
	SOMI input data hold time	DMMOODEV 0	2.4 V	0			
		PMMCOREV = 3	3.0 V	0			ns
		UCLK edge to SIMO valid,	1.8 V			20	
	(2)	$C_L = 20 \text{ pF}, PMMCOREV = 0$	3.0 V			18	ns
t _{VALID,MO}	SIMO output data valid time (2)	UCLK edge to SIMO valid,	2.4 V			16	
		$C_L = 20 \text{ pF}, PMMCOREV = 3$	3.0 V			15	ns
		0 00 5 5144005514 0	1.8 V	-10			
t _{HD,MO} S		$C_L = 20 \text{ pF}, PMMCOREV = 0$	3.0 V	-8			ns
	SIMO output data hold time (3)		2.4 V	-10			
		$C_L = 20 \text{ pF}, PMMCOREV = 3$	3.0 V	-8			ns

 $f_{UCxCLK} = 1/2t_{LO/HI} \text{ with } t_{LO/HI} \geq \max(t_{VALID,MO(USCI)} + t_{SU,SI(Slave)}, t_{SU,MI(USCI)} + t_{VALID,SO(Slave)}).$ For the slave's parameters $t_{SU,SI(Slave)}$ and $t_{VALID,SO(Slave)}$ see the SPI parameters of the attached slave. Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams in Figure 11 and Figure 12.

Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in Figure 11 and Figure 12.






Figure 11. SPI Master Mode, CKPH = 0




Figure 12. SPI Master Mode, CKPH = 1



USCI (SPI Slave Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note (1), Figure 13 and Figure 14)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		DMM400DEV 0	1.8 V	11			
	OTE lead times. OTE level to aleady	PMMCOREV = 0	3.0 V	8			ns
t _{STE,LEAD}	STE lead time, STE low to clock	DMMOODEW 0	2.4 V	7			
		PMMCOREV = 3	3.0 V	6			ns
		DMMCODEV 0	1.8 V	3			
	OTE leasting I and also leas OTE binds	PMMCOREV = 0	3.0 V	3			ns
t _{STE,LAG}	STE lag time, Last clock to STE high	PMMCOREV = 3	2.4 V	3			
		FININGOREV = 3	3.0 V	3			ns
		DMMOODEW 0	1.8 V			66	
	STE access time, STE low to SOMI data	PMMCOREV = 0	3.0 V			50	ns
t _{STE,ACC}	out	DIMINOCETIV O	2.4 V			36	
		PMMCOREV = 3	3.0 V			30	ns
		DMMCODEV 0	1.8 V			30	ne
	STE disable time, STE high to SOMI high	PMMCOREV = 0	3.0 V			23	ns
t _{STE,DIS}	impedance	DMMCODEV - 2	2.4 V			16	
		PMMCOREV = 3	3.0 V			13	ns
		PMMCOREV = 0	1.8 V	5			
			3.0 V	5			ns
t _{SU,SI}	SIMO input data setup time	PMMCOREV = 3	2.4 V	2			ns
			3.0 V	2			
		DIMINOCETIV O	1.8 V	5			
		PMMCOREV = 0	3.0 V	5			ns
t _{HD,SI}	SIMO input data hold time	D. W. CODEN	2.4 V	5			
		PMMCOREV = 3	3.0 V	5			ns
		UCLK edge to SOMI valid,	1.8 V			76	
	2011	C _L = 20 pF, PMMCOREV = 0	3.0 V			60	ns
t _{VALID,} SO	SOMI output data valid time ⁽²⁾	UCLK edge to SOMI valid,	2.4 V			44	
		C _L = 20 pF, PMMCOREV = 3	3.0 V			40	ns
		0 00 = 0.4400000	1.8 V	18			
	COMP contract data hadding (3)	$C_L = 20 \text{ pF}, PMMCOREV = 0$	3.0 V	12			ns
t _{HD,SO}	SOMI output data hold time (3)	C _L = 20 pF, PMMCOREV = 3	2.4 V	10			
			3.0 V	8			ns

 ⁽¹⁾ f_{UCXCLK} = 1/2t_{LO/HI} with t_{LO/HI} ≥ max(t_{VALID,MO(Master)} + t_{SU,SI(USCI)}, t_{SU,MI(Master)} + t_{VALID,SO(USCI)}).
 For the master's parameters t_{SU,MI(Master)} and t_{VALID,MO(Master)}, see the SPI parameters of the attached slave.
 (2) Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams

in Figure 11 and Figure 12.

Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in Figure 11 and Figure 12.






Figure 13. SPI Slave Mode, CKPH = 0




Figure 14. SPI Slave Mode, CKPH = 1



USCI (I2C Mode)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT	
f _{USCI}	USCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%			f _S	SYSTEM	MHz	
f _{SCL}	SCL clock frequency		2.2 V, 3 V	0		400	kHz	
t _{HD,STA}	Hold times (remented) CTART	f _{SCL} ≤ 100 kHz	0.01/.01/	4.0				
	Hold time (repeated) START	f _{SCL} > 100 kHz	2.2 V, 3 V	0.6			μs	
	Octors time for a restant OTART	f _{SCL} ≤ 100 kHz	0.01/.01/	4.7				
t _{SU,STA}	Setup time for a repeated START	f _{SCL} > 100 kHz	2.2 V, 3 V	0.6			μs	
t _{HD,DAT}	Data hold time		2.2 V, 3 V	0			ns	
t _{SU,DAT}	Data setup time		2.2 V, 3 V	250			ns	
	Octor time to COD	f _{SCL} ≤ 100 kHz	0.01/.01/	4.0				
t _{SU,STO}	Setup time for STOP $f_{SCL} > 100 \text{ kHz}$	2.2 V, 3 V	0.6			μs		
	Pulse duration of spikes suppressed by input	opressed by input 2.2 V 50		600				
t _{SP}	filter		3 V	50		600	ns	




Figure 15. I2C Mode Timing



12-Bit ADC, Power Supply and Input Range Conditions

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
AV _{CC}	Analog supply voltage	AVCC and DVCC are connected together, AVSS and DVSS are connected together, $V_{(AVSS)} = V_{(DVSS)} = 0 \text{ V}$		2.2		3.6	V
$V_{(Ax)}$	Analog input voltage range (2)	All ADC12 analog input pins Ax		0		AV_{CC}	٧
	Operating supply current into AVCC terminal (3)	f _{ADC12CLK} = 5.0 MHz ⁽⁴⁾	2.2 V		125	155	
I _{ADC12_A}	AVCC terminal (3)	IADC12CLK = 5.0 IVITIZ ()	3 V		150	220	μΑ
C _I	Input capacitance	Only one terminal Ax can be selected at one time	2.2 V		20	25	pF
R _I	Input MUX ON resistance	0 V ≤ V _{Ax} ≤ AVCC		10	200	1900	Ω

- (1) The leakage current is specified by the digital I/O input leakage.
- (2) The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results. If the reference voltage is supplied by an external source or if the internal reference voltage is used and REFOUT = 1, then decoupling capacitors are required. See REF, External Reference and REF, Built-In Reference.
- (3) The internal reference supply current is not included in current consumption parameter IADC12 A.
- (4) ADC12ON = 1, REFON = 0, SHT0 = 0, SHT1 = 0, ADC12DIV = 0

12-Bit ADC, Timing Parameters

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
		For specified performance of ADC12 linearity parameters using an external reference voltage or AVCC as reference ⁽¹⁾		0.45	4.8	5.0	
f _{ADC12CLK}	ADC conversion clock	For specified performance of ADC12 linearity parameters using the internal reference (2)	2.2 V, 3 V	0.45	2.4	4.0	MHz
		For specified performance of ADC12 linearity parameters using the internal reference (3)		0.45	2.4	2.7	
f _{ADC12OSC}	Internal ADC12 oscillator ⁽⁴⁾	ADC12DIV = 0, f _{ADC12CLK} = f _{ADC12OSC}	2.2 V, 3 V	4.2	4.8	5.4	MHz
	Comparation time	REFON = 0, internal oscillator, ADC12OSC used for ADC conversion clock	2.2 V, 3 V	2.4		3.1	
^t CONVERT	Conversion time	External $f_{ADC12CLK}$ from ACLK, MCLK, or SMCLK, ADC12SSEL $\neq 0$			(5)		μs
t _{Sample}	Sampling time	$R_S = 400 \Omega$, $R_I = 1000 \Omega$, $C_I = 20 pF$, $t = [R_S + R_I] \times C_I$ (6)	2.2 V, 3 V	1000			ns

- (1) REFOUT = 0, external reference voltage: SREF2 = 0, SREF1 = 1, SREF0 = 0. AVCC as reference voltage: SREF2 = 0, SREF1 = 0, SREF0 = 0. The specified performance of the ADC12 linearity is ensured when using the ADC12OSC. For other clock sources, the specified performance of the ADC12 linearity is ensured with f_{ADC12CLK} maximum of 5.0 MHz.
- (2) SREF2 = 0, SREF1 = 1, SREF0 = 0, ADC12SR = 0, REFOUT = 1
- (3) SREF2 = 0, SREF1 = 1, SREF0 = 0, ADC12SR = 0, REFOUT = 0. The specified performance of the ADC12 linearity is ensured when using the ADC12OSC divided by 2.
- (4) The ADC12OSC is sourced directly from MODOSC inside the UCS.
- (5) $13 \times ADC12DIV \times 1/f_{ADC12CLK}$
- (6) Approximately ten Tau (t) are needed to get an error of less than ±0.5 LSB:
 t_{Sample} = ln(2ⁿ⁺¹) x (R_S + R_I) x C_I + 800 ns, where n = ADC resolution = 12, R_S = external source resistance



12-Bit ADC, Linearity Parameters Using an External Reference Voltage or AVCC as Reference Voltage

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP	MAX	UNIT
_	Integral linearity error ⁽¹⁾	1.4 V \leq dVREF \leq 1.6 V ⁽²⁾	001/01/		±2.0	- CD
Eı	integral linearity error	grai linearity error (*)	2.2 V, 3 V		±1.7	LSB
E _D	Differential linearity error ⁽¹⁾	(2)	2.2 V, 3 V		±1.0	LSB
_	Offset error ⁽³⁾	dVREF ≤ 2.2 V ⁽²⁾	2.2 V, 3 V	±1.0	±2.0	LSB
Eo	Oliset error 47	dVREF > 2.2 V ⁽²⁾	2.2 V, 3 V	±1.0	±2.0	
E _G	Gain error ⁽³⁾	(2)	2.2 V, 3 V	±1.0	±2.0	LSB
E _T	Total upadiuated arror	dVREF ≤ 2.2 V ⁽²⁾	2.2 V, 3 V	±1.4	±3.5	D D
	Total unadjusted error	dVREF > 2.2 V ⁽²⁾	2.2 V, 3 V	±1.4	±3.5	LSB

- (1) Parameters are derived using the histogram method.
- (2) The external reference voltage is selected by: SREF2 = 0 or 1, SREF1 = 1, SREF0 = 0. dVREF = V_{R+} V_{R+}, V_{R+} < AVCC, V_{R-}> AVSS. Unless otherwise mentioned, dVREF > 1.5 V. Impedance of the external reference voltage R < 100 Ω, and two decoupling capacitors, 10 μF and 100 nF, should be connected to VREF+ and VREF- to decouple the dynamic current. Also see the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208).</p>
- (3) Parameters are derived using a best fit curve.

12-Bit ADC, Linearity Parameters Using the Internal Reference Voltage

	PARAMETER	PARAMETER TEST CONDITIONS ⁽¹⁾		V _{cc}	MIN	TYP	MAX	UNIT
E _I	Integral linearity	ADC12SR = 0, REFOUT = 1	f _{ADC12CLK} = 4.0 MHz	2.2 V, 3 V			±1.7	LOD
	error ⁽²⁾	ADC12SR = 0, REFOUT = 0	f _{ADC12CLK} = 2.7 MHz	2.2 V, 3 V			±2.5	LSB
E _D		ADC12SR = 0, REFOUT = 1	f _{ADC12CLK} = 4.0 MHz		-1.0		+2.0	LSB
	Differential linearity error ⁽²⁾	ADC12SR = 0, REFOUT = 1	f _{ADC12CLK} = 2.7 MHz	2.2 V, 3 V	-1.0		+1.5	
	ouy oo.	ADC12SR = 0, REFOUT = 0	f _{ADC12CLK} = 2.7 MHz		-1.0		+2.5	
_	Offset error ⁽³⁾	ADC12SR = 0, REFOUT = 1	f _{ADC12CLK} = 4.0 MHz	2.2 V, 3 V		±1.0	±2.0	LSB
Eo	Oliset elloi V	ADC12SR = 0, REFOUT = 0	f _{ADC12CLK} = 2.7 MHz	2.2 V, 3 V		±1.0	±2.0	LOD
_	Gain error ⁽³⁾	ADC12SR = 0, REFOUT = 1	f _{ADC12CLK} = 4.0 MHz	2.2 V, 3 V		±1.0	±2.0	LSB
E _G	Gain endi	ADC12SR = 0, REFOUT = 0	f _{ADC12CLK} = 2.7 MHz	2.2 V, 3 V			±1.5% ⁽⁴⁾	VREF
E _T	Total unadjusted	ADC12SR = 0, REFOUT = 1	f _{ADC12CLK} = 4.0 MHz	2.2 V, 3 V		±1.4	±3.5	LSB
	error	ADC12SR = 0, REFOUT = 0	f _{ADC12CLK} = 2.7 MHz	2.2 V, 3 V			±1.5% ⁽⁴⁾	VREF

- (1) The internal reference voltage is selected by: SREF2 = 0 or 1, SREF1 = 1, SREF0 = 1. dVREF = V_{B+} V_{B-}.
- (2) Parameters are derived using the histogram method.
- (3) Parameters are derived using a best fit curve.
- (4) The gain error and total unadjusted error are dominated by the accuracy of the integrated reference module absolute accuracy. In this mode the reference voltage used by the ADC12_A is not available on a pin.



12-Bit ADC, Temperature Sensor and Built-In V_{MID}⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V	See ⁽²⁾	ADC12ON = 1, INCH = 0Ah,	2.2 V		680		mV
V _{SENSOR}		T _A = 0°C	3 V		680		
TO		ADC12ON = 1, INCH = 0Ah	2.2 V		2.25		m)//ºC
TC _{SENSOR}		ADC 120N = 1, INCH = 0AII	3 V		2.25		mV/°C
	Sample time required if	ADC12ON = 1, INCH = 0Ah, Error of conversion result ≤ 1 LSB	2.2 V	100			μs
^t SENSOR(sample)	channel 10 is selected (3)		3 V	100			
	AV _{CC} divider at channel 11, V _{AVCC} factor	ADC12ON = 1, INCH = 0Bh		0.48	0.5	0.52	V_{AVCC}
V _{MID}	AV divider at abancel 11	ADC12ON 1 INCH ORK	2.2 V	1.06 1.1	1.14	٧	
	AV _{CC} divider at channel 11 ADC12ON = 1, INCH = 0B	ADC12ON = 1, INCH = 0BII	3 V	1.44	1.5	1.56	
t _{VMID(sample)}	Sample time required if channel 11 is selected (4)	ADC12ON = 1, INCH = 0Bh, Error of conversion result ≤ 1 LSB	2.2 V, 3 V	1000			ns

- (1) The temperature sensor is provided by the REF module. See the REF module parametric, I_{REF+}, regarding the current consumption of the temperature sensor.
- (2) The temperature sensor offset can be significant. A single-point calibration is recommended to minimize the offset error of the built-in temperature sensor. The TLV structure contains calibration values for 30°C ± 3°C and 85°C ± 3°C for each of the available reference voltage levels. The sensor voltage can be computed as V_{SENSE} = TC_{SENSOR} × (Temperature, °C) + V_{SENSOR}, where TC_{SENSOR} and V_{SENSOR} can be computed from the calibration values for higher accuracy. See also the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208).
- (3) The typical equivalent impedance of the sensor is 51 kΩ. The sample time required includes the sensor-on time t_{SENSOR(on)}.
- (4) The on-time t_{VMID(on)} is included in the sampling time t_{VMID(sample)}; no additional on time is needed.




Figure 16. Typical Temperature Sensor Voltage



REF, External Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	UNIT
V _{eREF+}	Positive external reference voltage input	$V_{eREF+} > V_{REF-}$ and V_{eREF-} ⁽²⁾		1.4	AV_CC	V
V _{REF-} , V _{eREF-}	Negative external reference voltage input	$V_{eREF+} > V_{REF-}$ and V_{eREF-} ⁽³⁾		0	1.2	V
(V _{eREF+} – V _{REF-} or V _{eREF-})	Differential external reference voltage input	$V_{eREF+} > V_{REF-}$ and V_{eREF-} ⁽⁴⁾		1.4	AV_CC	V
lveref+, lvref-, veref-	Static input current	$\begin{array}{l} 1.4~V \leq V_{eREF+} \leq V_{AVCC}, \\ V_{eREF-} = 0~V, f_{ADC12CLK} = 5~MHz, \\ ADC12SHTx = 1h, \\ Conversion~rate~200~ksps \end{array}$	2.2 V, 3 V	-26	26	μΑ
	Static input current	$\begin{array}{l} 1.4~V \leq V_{eREF+} \leq V_{AVCC}, \\ V_{eREF-} = 0~V, f_{ADC12CLK} = 5~MHz, \\ ADC12SHTx = 8h, \\ Conversion~rate~20~ksps \end{array}$	2.2 V, 3 V	-1	1	μΑ
C _{VREF+} , C _{VREF-}	Capacitance at V_{VREF+} , V_{VREF-} terminal			⁽⁵⁾ 10		μ F

- (1) The external reference is used during ADC conversion to charge and discharge the capacitance array. The input capacitance (C_i) is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.
- (2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- (3) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- (4) The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.
- (5) Two decoupling capacitors, 10 μF and 100 nF, should be connected to VREF to decouple the dynamic current required for an external reference source if it is used for the ADC12_A. See also the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208).

REF, Built-In Reference

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
		REFVSEL = {2} for 2.5 V, REFON = REFOUT = 1, I _{VREF+} = 0 A	3 V	2.4625	2.50	2.5375	
V _{REF+} Positive built-in reference voltage output		REFVSEL = {1} for 2.0 V, REFON = REFOUT = 1, I _{VREF+} = 0 A	3 V	1.9503	1.98	2.0097	V
		REFVSEL = {0} for 1.5 V, REFON = REFOUT = 1, I _{VREF+} = 0 A	2.2 V, 3 V	1.4677	1.49	1.5124	
	AVCC minimum voltage, Positive built-in reference active	REFVSEL = {0} for 1.5 V		2.2			
AV _{CC(min)}		REFVSEL = {1} for 2.0 V		2.3			V
		REFVSEL = {2} for 2.5 V		2.8			
		ADC12SR = $1^{(4)}$, REFON = 1, REFOUT = 0, REFBURST = 0	3 V		70	100	μΑ
	Operating supply current into AVCC terminal (2) (3)	ADC12SR = $1^{(4)}$, REFON = 1, REFOUT = 1, REFBURST = 0	3 V		0.45	0.75	mA
I _{REF+}	AVCC terminal (2) (3)	ADC12SR = $0^{(4)}$, REFON = 1, REFOUT = 0, REFBURST = 0	3 V		210	310	μΑ
		ADC12SR = $0^{(4)}$, REFON = 1, REFOUT = 1, REFBURST = 0	3 V		0.95	1.7	mA

- (1) The reference is supplied to the ADC by the REF module and is buffered locally inside the ADC. The ADC uses two internal buffers, one smaller and one larger for driving the VREF+ terminal. When REFOUT = 1, the reference is available at the VREF+ terminal, as well as, used as the reference for the conversion and utilizes the larger buffer. When REFOUT = 0, the reference is only used as the reference for the conversion and utilizes the smaller buffer.
- (2) The internal reference current is supplied by terminal AVCC. Consumption is independent of the ADC12ON control bit, unless a conversion is active. REFOUT = 0 represents the current contribution of the smaller buffer. REFOUT = 1 represents the current contribution of the larger buffer without external load.
- (3) The temperature sensor is provided by the REF module. Its current is supplied via terminal AVCC and is equivalent to I_{REF+} with REFON =1 and REFOUT = 0.
- (4) For devices without the ADC12, the parametrics with ADC12SR = 0 are applicable.



REF, Built-In Reference (continued)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
I _{L(VREF+)}	Load-current regulation, VREF+ terminal ⁽⁵⁾	REFVSEL = (0, 1, 2) I_{VREF+} = +10 μ A, -1000 μ A AV _{CC} = AV _{CC (min)} for each reference level, REFVSEL = (0, 1, 2), REFON = REFOUT = 1				2500	μV/mA
C _{VREF+}	Capacitance at VREF+ terminal	REFON = REFOUT = 1		20		100	pF
TC _{REF+}	Temperature coefficient of built-in reference (6)	I _{VREF+} = 0 A, REFVSEL = (0, 1, 2), REFON = 1, REFOUT = 0 or 1			30	50	ppm/ °C
PSRR_DC	Power supply rejection ratio (DC)	$\begin{array}{l} AV_{CC} = AV_{CC \; (min)} \cdot AV_{CC (max)}, \\ T_A = 25^{\circ}C, \\ REFVSEL = (0, 1, 2), REFON = 1, \\ REFOUT = 0 \; or \; 1 \end{array}$			120	300	μV/V
PSRR_AC	Power supply rejection ratio (AC)	$\begin{array}{l} AV_{CC} = AV_{CC \; (min)} \cdot AV_{CC (max)}, \\ T_A = 25^{\circ}C, \\ f = 1 \; kHz, \; \Delta Vpp = 100 \; mV, \\ REFVSEL = (0, 1, 2), \; REFON = 1, \\ REFOUT = 0 \; or \; 1 \end{array}$			6.4		mV/V
	Cattling time of vefevenes	$\begin{array}{l} AV_{CC} = AV_{CC~(min)} \cdot AV_{CC(max)}, \\ REFVSEL = (0,~1,~2),~REFOUT = 0, \\ REFON = 0 \rightarrow 1 \end{array}$			75		
t _{SETTLE}	Settling time of reference voltage (7)	$\begin{aligned} &AV_{CC} = AV_{CC~(min)} \cdot AV_{CC(max)}, \\ &C_{VREF} = C_{VREF}(max), \\ &REFVSEL = (0, 1, 2), REFOUT = 1, \\ &REFON = 0 \rightarrow 1 \end{aligned}$			75		μs

⁽⁵⁾ Contribution only due to the reference and buffer including package. This does not include resistance due to PCB trace.

⁽⁶⁾ Calculated using the box method: (MAX(-40 to 85°C) – MIN(-40 to 85°C)) / MIN(-40 to 85°C)/(85°C – (-40°C)).

⁽⁷⁾ The condition is that the error in a conversion started after t_{REFON} is less than ±0.5 LSB. The settling time depends on the external capacitive load when REFOUT = 1.



Comparator_B

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage			1.8		3.6	V
			1.8 V			40	
	Comparator operating supply	CBPWRMD = 00	2.2 V		30	50	
I _{AVCC_COMP}	current into AVCC, excludes		3.0 V		40	65	μ A
	reference resistor ladder	CBPWRMD = 01	2.2 V, 3 V		10	30	
		CBPWRMD = 10	2.2 V, 3 V		0.1	0.5	
I _{AVCC_REF}	Quiescent current of local reference voltage amplifier into AVCC	CBREFACC = 1, CBREFLx = 01				22	μΑ
V _{IC}	Common mode input range			0		V _{CC} -1	V
M	land affect wells as	CBPWRMD = 00		-20		20	mV
V _{OFFSET}	Input offset voltage	CBPWRMD = 01, 10		-10		10	mV
C _{IN}	Input capacitance				5		pF
R _{SIN}	Series input resistance	ON - switch closed			3	4	kΩ
	Series input resistance	OFF - switch opened		30			МΩ
		CBPWRMD = 00, CBF = 0				450	ns
t _{PD}	Propagation delay, response time	CBPWRMD = 01, CBF = 0				600	ns
		CBPWRMD = 10, CBF = 0				50	μs
		CBPWRMD = 00, CBON = 1, CBF = 1, CBFDLY = 00		0.35	0.6	1.0	μs
	Propagation delay with filter	CBPWRMD = 00, CBON = 1, CBF = 1, CBFDLY = 01		0.6	1.0	1.8	μs
t _{PD,filter}	active	CBPWRMD = 00, CBON = 1, CBF = 1, CBFDLY = 10		1.0	1.8	3.4	μs
		CBPWRMD = 00, CBON = 1, CBF = 1, CBFDLY = 11		1.8	3.4	6.5	μs
t _{EN_CMP}	Comparator enable time, settling time	CBON = 0 to CBON = 1, CBPWRMD = 00, 01, 10			1	2	μs
t _{EN_REF}	Resistor reference enable time	CBON = 0 to CBON = 1			1	1.5	μs
V _{CB_REF}	Reference voltage for a given tap	VIN = reference into resistor ladder (n = 0 to 31)		VIN × (n+0.5) / 32	VIN × (n+1) / 32	VIN × (n+1.5) / 32	V

Ports PU.0 and PU.1

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	V_{USB} = 3.3 V ± 10%, I_{OH} = -25 mA, See Figure 18 for typical characteristics		2.4			٧
V _{OL}	Low-level output voltage	V_{USB} = 3.3 V ± 10%, I_{OL} = 25 mA, See Figure 17 for typical characteristics				0.4	٧
V _{IH}	High-level input voltage	V _{USB} = 3.3 V ± 10%, See Figure 19 for typical characteristics		2.0			V
V _{IL}	Low-level input voltage	V _{USB} = 3.3 V ± 10%, See Figure 19 for typical characteristics				0.8	V




Figure 17. Ports PU.0, PU.1 Typical Low-Level Output Characteristics




Figure 18. Ports PU.0, PU.1 Typical High-Level Output Characteristics




Figure 19. Ports PU.0, PU.1 Typical Input Threshold Characteristics



USB Output Ports DP and DM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	METER TEST CONDITIONS		MIN	TYP MAX	UNIT
V_{OH}	D+, D- single ended	USB 2.0 load conditions		2.8	3.6	V
V_{OL}	D+, D- single ended	USB 2.0 load conditions		0	0.3	V
Z(DRV)	D+, D- impedance	Including external series resistor of 27 Ω		28	44	Ω
t _{RISE}	Rise time	Full speed, differential, $C_L = 50 \text{ pF}$, 10%/90%, Rpu on D+		4	20	ns
t _{FALL}	Fall time	Full speed, differential, $C_L = 50 \text{ pF}$, 10%/90%, Rpu on D+		4	20	ns

USB Input Ports DP and DM

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP MAX	UNIT
$V_{(CM)}$	Differential input common mode range			0.8	2.5	V
Z _(IN)	Input impedance			300		kΩ
V _{CRS}	Crossover voltage			1.3	2.0	V
V _{IL}	Static SE input logic low level			0.8		V
V _{IH}	Static SE input logic high level				2.0	V
VDI	Differential input voltage				0.2	V



USB-PWR (USB Power System)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	v _{cc}	MIN	TYP	MAX	UNIT
V _{LAUNCH}	V _{BUS} detection threshold					3.75	٧
V_{BUS}	USB bus voltage	Normal operation		3.76		5.5	٧
V_{USB}	USB LDO output voltage			3.003	3.3	3.597	٧
V ₁₈	Internal USB voltage ⁽¹⁾				1.8		٧
I _{USB_EXT}	Maximum external current from VUSB terminal (2)	USB LDO is on				12	mA
I _{DET}	USB LDO current overload detection (3)			60		100	mA
I _{SUSPEND}	Operating supply current into VBUS terminal (4)	USB LDO is on, USB PLL disabled				250	μΑ
I _{USB_LDO}	Operating supply current into VBUS terminal, represents the current of the 3.3-V LDO only	USB LDO is on, USB 1.8-V LDO is disabled, V _{BUS} = 5.0 V, USBDETEN = 0 or 1	1.8 V, 3 V		60		μΑ
I _{VBUS_DETE}	Operating supply current into VBUS terminal, represents the current of the VBUS detection logic	USB LDO is disabled, USB 1.8-V LDO is disabled, VBUS > V _{LAUNCH} , USBDETEN = 1	1.8 V, 3 V		30		μΑ
C _{BUS}	VBUS terminal recommended capacitance				4.7		μ F
C _{USB}	VUSB terminal recommended capacitance				220		nF
C ₁₈	V18 terminal recommended capacitance			·	220		nF
t _{ENABLE}	Settling time V _{USB} and V ₁₈	Within 2%, recommended capacitances				2	ms
RPUR	Pullup resistance of PUR terminal ⁽⁵⁾			70	110	150	Ω

- (1) This voltage is for internal uses only. No external DC loading should be applied.
- (2) This represents additional current that can be supplied to the application from the VUSB terminal beyond the needs of the USB operation.
- (3) A current overload will be detected when the total current supplied from the USB LDO, including I_{USB_EXT}, exceeds this value.
- 4) Does not include current contribution of Rpu and Rpd as outlined in the USB specification.
- (5) This value, in series with an external resistor between PUR and D+, produces the Rpu as outlined in the USB specification.

USB-PLL (USB Phase Locked Loop)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
I _{PLL}	Operating supply current					7	mA
f _{PLL}	PLL frequency				48		MHz
f _{UPD}	PLL reference frequency			1.5		3	MHz
t _{LOCK}	PLL lock time					2	ms
t _{Jitter}	PLL jitter				1000		ps



Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DV _{CC(PGM,ERASE)}	Program and erase supply voltage		1.8		3.6	V
I _{PGM}	Average supply current from DVCC during program ⁽¹⁾			3	5	mA
I _{ERASE}	Average supply current from DVCC during erase ⁽¹⁾			6	11	mA
I _{MERASE} , I _{BANK}	Average supply current from DVCC during mass erase or bank erase ⁽¹⁾			6	11	mA
t _{CPT}	Cumulative program time	See (2)			16	ms
	Program and erase endurance		10 ⁴	10 ⁵		cycles
t _{Retention}	Data retention duration	T _J = 25°C	100			years
t _{Word}	Word or byte program time	See (3)	64		85	μs
t _{Block, 0}	Block program time for first byte or word	See (3)	49		65	μs
t _{Block, 1-(N-1)}	Block program time for each additional byte or word, except for last byte or word	See (3)	37		49	μs
t _{Block, N}	Block program time for last byte or word	See (3)	55		73	μs
t _{Erase}	Erase time for segment, mass erase, and bank erase when available.	See (3)	23		32	ms
f _{MCLK,MGR}	MCLK frequency in marginal read mode (FCTL4.MGR0 = 1 or FCTL4. MGR1 = 1)		0		1	MHz

⁽¹⁾ Default clock system frequency of MCLK = 1 MHz, ACLK = 32768 Hz, SMCLK = 1 MHz. No peripherals are enabled or active.

JTAG and Spy-Bi-Wire Interface

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Spy-Bi-Wire input frequency	2.2 V, 3 V	0		20	MHz
Spy-Bi-Wire low clock pulse duration	2.2 V, 3 V	0.025		15	μs
Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) ⁽¹⁾	2.2 V, 3 V			1	μs
Spy-Bi-Wire return to normal operation time		15		100	μs
TCK input frequency 4 wire ITAC(2)	2.2 V	0		5	MHz
TOK input frequency, 4-wire STAG	3 V	0		10	MHz
Internal pulldown resistance on TEST	2.2 V, 3 V	45	60	80	kΩ
	Spy-Bi-Wire input frequency Spy-Bi-Wire low clock pulse duration Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) (1) Spy-Bi-Wire return to normal operation time TCK input frequency, 4-wire JTAG (2)	Spy-Bi-Wire input frequency Spy-Bi-Wire low clock pulse duration Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) (1) Spy-Bi-Wire return to normal operation time TCK input frequency, 4-wire JTAG (2) CONDITIONS 2.2 V, 3 V 2.2 V, 3 V 2.2 V, 3 V	Spy-Bi-Wire input frequency 2.2 V, 3 V 0 Spy-Bi-Wire low clock pulse duration 2.2 V, 3 V 0.025 Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) (1) Spy-Bi-Wire return to normal operation time 15 TCK input frequency, 4-wire JTAG (2) 2.2 V 0 3 V 0	Spy-Bi-Wire input frequency Spy-Bi-Wire low clock pulse duration Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) (1) Spy-Bi-Wire return to normal operation time TCK input frequency, 4-wire JTAG (2) Spy-Bi-Wire quency, 4-wire JTAG (2) CONDITIONS MIN TYP 2.2 V, 3 V 0 2.2 V, 3 V 2.2 V, 3 V 2.2 V, 3 V	Spy-Bi-Wire input frequency 2.2 V, 3 V 0 20 Spy-Bi-Wire low clock pulse duration 2.2 V, 3 V 0.025 15 Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) ⁽¹⁾ 2.2 V, 3 V 1 Spy-Bi-Wire return to normal operation time 15 100 TCK input frequency, 4-wire JTAG ⁽²⁾ 2.2 V 0 5 3 V 0 10

⁽¹⁾ Tools accessing the Spy-Bi-Wire interface need to wait for the t_{SBW,En} time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.

⁽²⁾ The cumulative program time must not be exceeded when writing to a 128-byte flash block. This parameter applies to all programming methods: individual word- or byte-write and block-write modes.

⁽³⁾ These values are hardwired into the flash controller's state machine.

⁽²⁾ f_{TCK} may be restricted to meet the timing requirements of the module selected.



INPUT/OUTPUT SCHEMATICS

Port P1, P1.0 to P1.7, Input/Output With Schmitt Trigger






Table 50. Port P1 (P1.0 to P1.7) Pin Functions

DIM MARIE (D4)		FUNCTION	CONTROL BI	TS/SIGNALS
PIN NAME (P1.x)	х	FUNCTION	P1DIR.x	P1SEL.x
P1.0/TA0CLK/ACLK	0	P1.0 (I/O)	l: 0; O: 1	0
		TAOCLK	0	1
		ACLK	1	1
P1.1/TA0.0	1	P1.1 (I/O)	I: 0; O: 1	0
		TA0.CCI0A	0	1
		TA0.0	1	1
P1.2/TA0.1	2	P1.2 (I/O)	l: 0; O: 1	0
		TA0.CCI1A	0	1
		TA0.1	1	1
P1.3/TA0.2	3	P1.3 (I/O)	I: 0; O: 1	0
		TA0.CCI2A	0	1
		TA0.2	1	1
P1.4/TA0.3	4	P1.4 (I/O)	I: 0; O: 1	0
		TA0.CCI3A	0	1
		TA0.3	1	1
P1.5/TA0.4	5	P1.5 (I/O)	I: 0; O: 1	0
		TA0.CCI4A	0	1
		TA0.4	1	1
P1.6/TA1CLK/CBOUT	6	P1.6 (I/O)	I: 0; O: 1	0
		TA1CLK	0	1
		CBOUT comparator B	1	1
P1.7/TA1.0	7	P1.7 (I/O)	l: 0; O: 1	0
		TA1.CCI0A	0	1
		TA1.0	1	1



Port P2, P2.0 to P2.7, Input/Output With Schmitt Trigger






Table 51. Port P2 (P2.0 to P2.7) Pin Functions

DIN NAME (DO.)		FUNCTION	CONTROL BIT	S/SIGNALS(1)
PIN NAME (P2.x)	X	FUNCTION	P2DIR.x	P2SEL.x
P2.0/TA1.1	0	P2.0 (I/O)	I: 0; O: 1	0
		TA1.CCI1A	0	1
		TA1.1	1	1
P2.1/TA1.2	1	P2.1 (I/O)	l: 0; O: 1	0
		TA1.CCI2A	0	1
		TA1.2	1	1
P2.2/TA2CLK/SMCLK	2	P2.2 (I/O)	l: 0; O: 1	0
		TA2CLK	0	1
		SMCLK	1	1
P2.3/TA2.0	3	P2.3 (I/O)	l: 0; O: 1	0
		TA2.CCI0A	0	1
		TA2.0	1	1
P2.4/TA2.1	4	P2.4 (I/O)	l: 0; O: 1	0
		TA2.CCI1A	0	1
		TA2.1	1	1
P2.5/TA2.2	5	P2.5 (I/O)	l: 0; O: 1	0
		TA2.CCI2A	0	1
		TA2.2	1	1
P2.6/RTCCLK/DMAE0	6	P2.6 (I/O)	l: 0; O: 1	0
		DMAE0	0	1
		RTCCLK	1	1
P2.7/UCB0STE/UCA0CLK	7	P2.7 (I/O)	l: 0; O: 1	0
		UCB0STE/UCA0CLK ⁽²⁾ (3)	X	1

X = Don't care

The pin direction is controlled by the USCI module.

UCA0CLK function takes precedence over UCB0STE function. If the pin is required as UCA0CLK input or output, USCI B0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.



Port P3, P3.0 to P3.7, Input/Output With Schmitt Trigger




Table 52. Port P3 (P3.0 to P3.7) Pin Functions

DINI NIAME (DO)	х	FUNCTION	CONTROL BIT	S/SIGNALS ⁽¹⁾
PIN NAME (P3.x)		FUNCTION	P3DIR.x	P3SEL.x
P3.0/UCB0SIMO/UCB0SDA	0	P3.0 (I/O)	l: 0; O: 1	0
		UCB0SIMO/UCB0SDA ⁽²⁾ (3)	X	1
P3.1/UCB0SOMI/UCB0SCL	1	P3.1 (I/O)	I: 0; O: 1	0
		UCB0SOMI/UCB0SCL(2) (3)	X	1
P3.2/UCB0CLK/UCA0STE	2	P3.2 (I/O)	I: 0; O: 1	0
		UCB0CLK/UCA0STE ⁽²⁾ (4)	X	1
P3.3/UCA0TXD/UCA0SIMO	3	P3.3 (I/O)	I: 0; O: 1	0
		UCA0TXD/UCA0SIMO(2)	X	1
P3.4/UCA0RXD/UCA0SOMI		P3.4 (I/O)	I: 0; O: 1	0
		UCA0RXD/UCA0SOMI(2)	X	1
P3.5/TB0.5 ⁽⁵⁾	5	P3.5 (I/O)	I: 0; O: 1	0
		TB0.CCI5A	0	1
		TB0.5	1	1
P3.6/TB0.6 ⁽⁵⁾	6	P3.6 (I/O)	I: 0; O: 1	0
		TB0.CCI6A	0	1
		TB0.6	1	1
P3.7/TB0OUTH/SVMOUT ⁽⁵⁾	7	P3.7 (I/O)	l: 0; O: 1	0
		TB0OUTH	0	1
		SVMOUT	1	1

⁽¹⁾ X = Don't care

⁽²⁾ The pin direction is controlled by the USCI module.

⁽³⁾ If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level.

⁽⁴⁾ UCB0CLK function takes precedence over UCA0STE function. If the pin is required as UCB0CLK input or output, USCI A0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

⁽⁵⁾ F5529, F5527, F5525, F5521, F5519, F5517, F5515 devices only.



Port P4, P4.0 to P4.7, Input/Output With Schmitt Trigger




Table 53. Port P4 (P4.0 to P4.7) Pin Functions

PIN NAME (P4 v)	x	FUNCTION	CONT	CONTROL BITS/SIGNALS			
PIN NAME (P4.x)		FUNCTION	P4DIR.x ⁽¹⁾	P4SEL.x	P4MAPx		
P4.0/P4MAP0	0	P4.0 (I/O)	I: 0; O: 1	0	Х		
		Mapped secondary digital function	Х	1	≤ 30		
P4.1/P4MAP1	1	P4.1 (I/O)	I: 0; O: 1	0	Х		
		Mapped secondary digital function	Х	1	≤ 30		
P4.2/P4MAP2	2	P4.2 (I/O)	I: 0; O: 1	0	Х		
		Mapped secondary digital function	Х	1	≤ 30		
P4.3/P4MAP3	3	P4.3 (I/O)	I: 0; O: 1	0	Х		
		Mapped secondary digital function	X	1	≤ 30		
P4.4/P4MAP4	4	P4.4 (I/O)	I: 0; O: 1	0	Х		
		Mapped secondary digital function	Х	1	≤ 30		
P4.5/P4MAP5	5	P4.5 (I/O)	I: 0; O: 1	0	Х		
		Mapped secondary digital function	Х	1	≤ 30		
P4.6/P4MAP6	6	P4.6 (I/O)	I: 0; O: 1	0	X		
		Mapped secondary digital function	X	1	≤ 30		
P4.7/P4MAP7	7	P4.7 (I/O)	I: 0; O: 1	0	Х		
		Mapped secondary digital function	Х	1	≤ 30		

⁽¹⁾ The direction of some mapped secondary functions are controlled directly by the module. See Table 11 for specific direction control information of mapped secondary functions.



Port P5, P5.0 and P5.1, Input/Output With Schmitt Trigger





Table 54. Port P5 (P5.0 and P5.1) Pin Functions

DIN NAME (DE)		FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾		
PIN NAME (P5.x)	х	FUNCTION	P5DIR.x	P5SEL.x	REFOUT
P5.0/A8/VREF+/VeREF+ ⁽²⁾	0	P5.0 (I/O) ⁽³⁾	I: 0; O: 1	0	Х
		A8/VeREF+ ⁽⁴⁾	Х	1	0
		A8/VREF+ ⁽⁵⁾	Х	1	1
P5.1/A9/VREF-/VeREF-(6)	1	P5.1 (I/O) ⁽³⁾	I: 0; O: 1	0	Х
		A9/VeREF-(7)	Х	1	0
		A9/VREF-(8)	Х	1	1

- (1) X = Don't care
- (2) VREF+/VeREF+ available on MSP430F552x devices only.
- (3) Default condition
- (4) Setting the P5SEL.0 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF+ and used as the reference for the ADC12_A when available. Channel A8, when selected with the INCHx bits, is connected to the VREF+/VeREF+ pin.
- (5) Setting the P5SEL.0 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. The VREF+ reference is available at the pin. Channel A8, when selected with the INCHx bits, is connected to the VREF+/VeREF+ pin.
- (6) VREF-/VeREF- available on MSP430F552x devices only.
- (7) Setting the P5SEL.1 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF- and used as the reference for the ADC12_A when available. Channel A9, when selected with the INCHx bits, is connected to the VREF-/VeREF- pin.
- (8) Setting the P5SEL.1 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. The VREF- reference is available at the pin. Channel A9, when selected with the INCHx bits, is connected to the VREF-/VeREF- pin.



Port P5, P5.2, Input/Output With Schmitt Trigger





Port P5, P5.3, Input/Output With Schmitt Trigger




Table 55. Port P5 (P5.2, P5.3) Pin Functions

DINI NIAME (DE)		FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾				
PIN NAME (P5.x)	X	FUNCTION	P5DIR.x	P5SEL.2	P5SEL.3	XT2BYPASS	
P5.2/XT2IN	2	P5.2 (I/O)	I: 0; O: 1	0	Х	Х	
		XT2IN crystal mode ⁽²⁾	Х	1	Х	0	
		XT2IN bypass mode ⁽²⁾	Х	1	Х	1	
P5.3/XT2OUT	3	P5.3 (I/O)	I: 0; O: 1	0	Х	Х	
		XT2OUT crystal mode (3)	Х	1	Х	0	
		P5.3 (I/O) ⁽³⁾	Х	1	Х	1	


⁽¹⁾ X = Don't care

⁽²⁾ Setting P5SEL.2 causes the general-purpose I/O to be disabled. Pending the setting of XT2BYPASS, P5.2 is configured for crystal mode or bypass mode.

⁽³⁾ Setting P5SEL.2 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P5.3 can be used as general-purpose I/O.



Port P5, P5.4 and P5.5 Input/Output With Schmitt Trigger








Table 56. Port P5 (P5.4 and P5.5) Pin Functions

DIN NAME (DE)		FUNCTION		CONTROL BITS/SIGNALS ⁽¹⁾			
PIN NAME (P5.x)	X	FUNCTION	P5DIR.x	P5SEL.4	P5SEL.5	XT1BYPASS	
P5.4/XIN	4	P5.4 (I/O)	I: 0; O: 1	0	Х	Х	
		XIN crystal mode ⁽²⁾	Х	1	Х	0	
		XIN bypass mode ⁽²⁾	Х	1	Х	1	
P5.5/XOUT	5	P5.5 (I/O)	I: 0; O: 1	0	Х	Х	
		XOUT crystal mode (3)	Х	1	Х	0	
		P5.5 (I/O) ⁽³⁾	Х	1	Х	1	

⁽¹⁾ X = Don't care

⁽²⁾ Setting P5SEL.4 causes the general-purpose I/O to be disabled. Pending the setting of XT1BYPASS, P5.4 is configured for crystal mode or bypass mode.

⁽³⁾ Setting P5SEL.4 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P5.5 can be used as general-purpose I/O.



Port P5, P5.6 to P5.7, Input/Output With Schmitt Trigger




Table 57. Port P5 (P5.6 to P5.7) Pin Functions

DINI NIAME (DE)	v	FUNCTION	CONTROL BITS/SIGNALS		
PIN NAME (P5.x)	X	FUNCTION	P5DIR.x	P5SEL.x	
P5.6/TB0.0 ⁽¹⁾	6	P5.6 (I/O)	I: 0; O: 1	0	
		TB0.CCI0A	0	1	
		TB0.0	1	1	
P5.7/TB0.1 ⁽¹⁾	7	TB0.CCl1A	0	1	
		TB0.1	1	1	

⁽¹⁾ F5529, F5527, F5525, F5521, F5519, F5517, F5515 devices only.



Port P6, P6.0 to P6.7, Input/Output With Schmitt Trigger






Table 58. Port P6 (P6.0 to P6.7) Pin Functions

DINI NIAME (DO)		FUNCTION	CONTROL BITS/SIGNALS			
PIN NAME (P6.x)			P6DIR.x	P6SEL.x	CBPD	
P6.0/CB0/(A0)	0	P6.0 (I/O)	I: 0; O: 1	0	0	
		A0 (only MSP430F552x)	Х	1	Х	
		CB0 ⁽¹⁾	Х	Х	1	
P6.1/CB1/(A1)	1	P6.1 (I/O)	l: 0; O: 1	0	0	
		A1 (only MSP430F552x)	X	1	Χ	
		CB1 ⁽¹⁾	X	X	1	
P6.2/CB2/(A2)	2	P6.2 (I/O)	I: 0; O: 1	0	0	
		A2 (only MSP430F552x)	X	1	Χ	
		CB2 ⁽¹⁾	X	Х	1	
P6.3/CB3/(A3)	3	P6.3 (I/O)	I: 0; O: 1	0	0	
		A3 (only MSP430F552x)	X	1	Χ	
		CB3 ⁽¹⁾	X	X	1	
P6.4/CB4/(A4)	4	P6.4 (I/O)	I: 0; O: 1	0	0	
		A4 (only MSP430F552x)	X	1	Χ	
		CB4 ⁽¹⁾	X	Х	1	
P6.5/CB5/(A5)	5	P6.5 (I/O)	I: 0; O: 1	0	0	
		A5 (only MSP430F552x)	X	1	Χ	
		CB5 ⁽¹⁾	X	X	1	
P6.6/CB6/(A6)	6	P6.6 (I/O)	I: 0; O: 1	0	0	
		A6 (only MSP430F552x)	X	1	Χ	
		CB6 ⁽¹⁾	X	X	1	
P6.7/CB7/(A7)	7	P6.7 (I/O)	I: 0; O: 1	0	0	
		A7 (only MSP430F552x)	X	1	Х	
		CB7 ⁽¹⁾	Х	Х	1	

⁽¹⁾ Setting the CBPD.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the CBx input pin to the comparator multiplexer with the CBx bits automatically disables output driver and input buffer for that pin, regardless of the state of the associated CBPD.x bit.



Port P7, P7.0 to P7.3, Input/Output With Schmitt Trigger






Table 59. Port P7 (P7.0 to P7.3) Pin Functions

DINI NAME (DZ)		FUNCTION	CON	CONTROL BITS/SIGNALS		
PIN NAME (P7.x)	X	FUNCTION	P7DIR.x	P7SEL.x	CBPD	
P7.0/CB8/(A12)	0	P7.0 (I/O) ⁽¹⁾	I: 0; O: 1	0	0	
		A12 ⁽²⁾	X	1	Х	
		CB8 ⁽³⁾ (1)	Х	Х	1	
P7.1/CB9/(A13)	1	P7.1 (I/O) ⁽¹⁾	l: 0; O: 1	0	0	
		A13 ⁽²⁾	Х	1	Х	
		CB9 ⁽³⁾ (1)	X	Х	1	
P7.2/CB10/(A14)	2	P7.2 (I/O) ⁽¹⁾	l: 0; O: 1	0	0	
		A14 ⁽²⁾	X	1	Х	
		CB10 ⁽³⁾ (1)	Х	Х	1	
P7.3/CB11/(A15)	3	P7.3 (I/O) ⁽¹⁾	l: 0; O: 1	0	0	
		A15 ⁽²⁾	Х	1	Х	
		CB11 ⁽³⁾ (1)	X	Х	1	

⁽¹⁾ F5529, F5527, F5525, F5521, F5519, F5517, F5515 devices only (2) F5529, F5527, F5525, F5521 devices only

Setting the CBPD.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the CBx input pin to the comparator multiplexer with the CBx bits automatically disables output driver and input buffer for that pin, regardless of the state of the associated CBPD.x bit.



Port P7, P7.4 to P7.7, Input/Output With Schmitt Trigger




Table 60. Port P7 (P7.4 to P7.7) Pin Functions

DIN NAME (D7 v)		FUNCTION	CONTROL BITS/SIGNALS		
PIN NAME (P7.x)	X	FUNCTION	P7DIR.x	P7SEL.x	
P7.4/TB0.2 ⁽¹⁾	4	P7.4 (I/O)	I: 0; O: 1	0	
		TB0.CCI2A	0	1	
		TB0.2	1	1	
P7.5/TB0.3 ⁽¹⁾	5	P7.5 (I/O)	I: 0; O: 1	0	
		TB0.CCl3A	0	1	
		TB0.3	1	1	
P7.6/TB0.4 ⁽¹⁾	6	P7.6 (I/O)	l: 0; O: 1	0	
		TB0.CCI4A	0	1	
		TB0.4	1	1	
P7.7/TB0CLK/MCLK ⁽¹⁾	7	P7.7 (I/O)	I: 0; O: 1	0	
		TB0CLK	0	1	
		MCLK	1	1	

⁽¹⁾ F5529, F5527, F5525, F5521, F5519, F5517, F5515 devices only



Port P8, P8.0 to P8.2, Input/Output With Schmitt Trigger




Table 61. Port P8 (P8.0 to P8.2) Pin Functions

DIN NAME (DO v)		FUNCTION	CONTROL BITS/SIGNALS		
PIN NAME (P8.x)	E (P8.x) x FUNCTION		P8DIR.x	P8SEL.x	
P8.0 ⁽¹⁾	0	P8.0(I/O)	I: 0; O: 1	0	
P8.1 ⁽¹⁾	1	P8.1(I/O)	I: 0; O: 1	0	
P8.2 ⁽¹⁾	2	P8.2(I/O)	I: 0; O: 1	0	

⁽¹⁾ F5529, F5527, F5525, F5521, F5519, F5517, F5515 devices only



Port PU.0/DP, PU.1/DM, PUR USB Ports






Table 62. Port PU.0/DP, PU.1/DM Output Functions(1)

	CONTR	OL BITS	PIN NAME			
PUSEL	PUOPE	PUOUT1	PUOUT0	PU.1/DM	PU.0/DP Output disabled Output low	
0	0	Х	Х	Output disabled	Output disabled	
0	1	0	0	Output low	Output low	
0	1	0	1	Output low	Output high	
0	1	1	0	Output high	Output low	
0	1	1	1	Output high	Output high	
1	Х	Х	Х	DM ⁽²⁾	DP ⁽²⁾	

⁽¹⁾ PU.1/DM and PU.0/DP inputs and outputs are supplied from VUSB. VUSB can be generated by the device using the integrated 3.3-V LDO when enabled. VUSB can also be supplied externally when the 3.3-V LDO is not being used and is disabled.

Table 63. Port PU.0/DP, PU.1/DM Input Functions⁽¹⁾

CONTR	OL BITS	PIN NAME				
PUSEL	PUIPE	PU.1/DM	PU.0/DP			
0	0	Input disabled	Input disabled			
0	1	Input enabled	Input enabled			
1	Х	DM input	DP input			

⁽¹⁾ PU.1/DM and PU.0/DP inputs and outputs are supplied from VUSB. VUSB can be generated by the device using the integrated 3.3-V LDO when enabled. VUSB can also be supplied externally when the 3.3-V LDO is not being used and is disabled.


Table 64. Port PUR Input Functions

CONTR	ROL BITS	FUNCTION
PUSEL	PUREN	FUNCTION
0	0	Input disabled Pull up disabled
0	1	Input disabled Pull up enabled
1	0	Input enabled Pull up disabled
1	1	Input enabled Pull up enabled

⁽²⁾ Output state set by the USB module.



Port J, J.0 JTAG pin TDO, Input/Output With Schmitt Trigger or Output



Port J, J.1 to J.3 JTAG pins TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger or Output






Table 65. Port PJ (PJ.0 to PJ.3) Pin Functions

PIN NAME (PJ.x)	х	FUNCTION	CONTROL BITS/ SIGNALS ⁽¹⁾
, ,			PJDIR.x
PJ.0/TDO	0	PJ.0 (I/O) ⁽²⁾	I: 0; O: 1
		TDO ⁽³⁾	X
PJ.1/TDI/TCLK	1	PJ.1 (I/O) ⁽²⁾	I: 0; O: 1
		TDI/TCLK ⁽³⁾ (4)	X
PJ.2/TMS	2	PJ.2 (I/O) ⁽²⁾	I: 0; O: 1
		TMS ⁽³⁾ (4)	Х
PJ.3/TCK	3	PJ.3 (I/O) ⁽²⁾	I: 0; O: 1
		TCK ⁽³⁾ (4)	X

X = Don't care

Default condition

The pin direction is controlled by the JTAG module.
In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are do not care.



DEVICE DESCRIPTORS (TLV)

Table 66 and Table 67 list the complete contents of the device descriptor tag-length-value (TLV) structure for each device type.

Table 66. MSP430F552x Device Descriptor Table (1)

	Description	Adduses	Size	F5529	F5528	F5527	F5526	F5525	F5524	F5522	F5521
	Description	Address	bytes	Value							
Info Block	Info length	01A00h	1	06h							
	CRC length	01A01h	1	06h							
	CRC value	01A02h	2	per unit							
	Device ID	01A04h	1	55h							
	Device ID	01A05h	1	29h	28h	27h	26h	25h	24h	22h	21h
	Hardware revision	01A06h	1	per unit							
	Firmware revision	01A07h	1	per unit							
Die Record	Die Record Tag	01A08h	1	08h							
	Die Record length	01A09h	1	0Ah							
	Lot/Wafer ID	01A0Ah	4	per unit							
	Die X position	01A0Eh	2	per unit							
	Die Y position	01A10h	2	per unit							
	Test results	01A12h	2	per unit							
ADC12 Calibration	ADC12 Calibration Tag	01A14h	1	11h							
	ADC12 Calibration length	01A15h	1	10h							
	ADC Gain Factor	01A16h	2	per unit							
	ADC Offset	01A18h	2	per unit							
	ADC 1.5-V Reference Temp. Sensor 30°C	01A1Ah	2	per unit							
	ADC 1.5-V Reference Temp. Sensor 85°C	01A1Ch	2	per unit							
	ADC 2.0-V Reference Temp. Sensor 30°C	01A1Eh	2	per unit							
	ADC 2.0-V Reference Temp. Sensor 85°C	01A20h	2	per unit							
	ADC 2.5-V Reference Temp. Sensor 30°C	01A22h	2	per unit							
	ADC 2.5-V Reference Temp. Sensor 85°C	01A24h	2	per unit							
REF Calibration	REF Calibration Tag	01A26h	1	12h							
	REF Calibration length	01A27h	1	06h							
	REF 1.5-V Reference Factor	01A28h	2	per unit							
	REF 2.0-V Reference Factor	01A2Ah	2	per unit							
	REF 2.5-V Reference Factor	01A2Ch	2	per unit							
Peripheral Descriptor	Peripheral Descriptor Tag	01A2Eh	1	02h							
	Peripheral Descriptor Length	01A2Fh	1	63h	61h	65h	63h	63h	61h	61h	64h
	Memory 1		2	08h 8Ah							
	Memory 2		2	0Ch 86h							
	Memory 3		2	0Eh 2Ah							



Table 66. MSP430F552x Device Descriptor Table⁽¹⁾ (continued)

	1	1			•	_					
Description	Address	Size	F5529	F5528	F5527	F5526	F5525	F5524	F5522	F5521	
·		bytes	Value								
Memory 4		2	12h 2Eh	12h 2Eh	12h 2Dh	12h 2Dh	12h 2Ch	12h 2Ch	12h 2Eh	12h 2Dh	
Memory 5		2	22h 96h	22h 96h	2Ah 22h	2Ah 22h	22h 94h	22h 94h	40h 92h	2Ah 40h	
Memory 6		1/2	N/A	N/A	95h 92h	95h 92h	N/A	N/A	N/A	92h	
delimiter		1	00h								
Peripheral count		1	21h 00h	20h 00h	21h 00h	20h 00h	21h 00h	20h 00h	20h 00h	21h 00h	
MSP430CPUXV2		2	23h								
JTAG		2	00h 09h								
SBW		2	00h 0Fh								
EEM-L		2	00h 05h								
TI BSL		2	00h FCh								
SFR		2	10h 41h								
РММ		2	02h 30h								
FCTL		2	02h 38h								
CRC16		2	01h 3Ch								
CRC16_RB		2	00h 3Dh								
RAMCTL		2	00h 44h								
WDT_A		2	00h 40h								
UCS		2	01h 48h								
SYS		2	02h 42h								
REF		2	03h A0h								
Port Mapping		2	01h 10h								
Port 1/2		2	04h 51h								
Port 3/4		2	02h 52h								
Port 5/6		2	02h 53h								
Port 7/8		2	02h 54h	N/A	02h 54h	N/A	02h 54h	N/A	N/A	02h 54h	
JTAG		2	0Ch 5Fh	0Eh 5Fh	0Ch 5Fh	0Eh 5Fh	0Ch 5Fh	0Eh 5Fh	0Eh 5Fh	0Ch 5Fh	
TA0		2	02h 62h								
TA1		2	04h 61h								
TB0		2	04h 67h								
TA2		2	04h 61h								
RTC		2	0Ah 68h								



Table 66. MSP430F552x Device Descriptor Table⁽¹⁾ (continued)

			Size	F5529	F5528	F5527	F5526	F5525	F5524	F5522	F5521
	Description	Address	bytes	Value							
	MPY32		2	02h 85h							
	DMA-3		2	04h 47h							
	USCI_A/B		2	0Ch 90h							
	USCI_A/B		2	04h 90h							
	ADC12_A		2	10h D1h							
	COMP_B		2	1Ch A8h							
	USB		2	04h 98h							
Interrupts	COMP_B		1	A8h							
	TB0.CCIFG0		1	64h							
	TB0.CCIFG16		1	65h							
	WDTIFG		1	40h							
	USCI_A0		1	90h							
	USCI_B0		1	91h							
	ADC12_A		1	D0h							
	TA0.CCIFG0		1	60h							
	TA0.CCIFG14		1	61h							
	USB		1	98h							
	DMA		1	46h							
	TA1.CCIFG0		1	62h							
	TA1.CCIFG12		1	63h							
	P1		1	50h							
	USCI_A1		1	92h							
	USCI_B1		1	93h							
	TA1.CCIFG0		1	66h							
	TA1.CCIFG12		1	67h							
	P2		1	51h							
	RTC_A		1	68h							
	delimiter		1	00h							

Table 67. MSP430F551x Device Descriptor Table (1)

	Description	A al al	Size	F5519	F5517	F5515	F5514	F5513
	Description	Address	bytes	Value	Value	Value	Value	Value
Info Block	Info length	01A00h	1	55h	55h	55h	55h	55h
	CRC length	01A01h	1	19h	17h	15h	14h	13h
	CRC value	01A02h	2	per unit				
	Device ID	01A04h	1	22h	21h	55h	55h	20h
	Device ID	01A05h	1	80h	80h	15h	14h	80h
	Hardware revision	01A06h	1	per unit				
	Firmware revision	01A07h	1	per unit				
Die Record	Die Record Tag	01A08h	1	08h	08h	08h	08h	08h
	Die Record length	01A09h	1	0Ah	0Ah	0Ah	0Ah	0Ah
	Lot/Wafer ID	01A0Ah	4	per unit				
	Die X position	01A0Eh	2	per unit				

(1) NA = Not applicable, blank = unused and reads FFh.



Table 67. MSP430F551x Device Descriptor Table⁽¹⁾ (continued)

			Size	F5519	F5517	F5515	F5514	F5513
	Description	Address	bytes	Value	Value	Value	Value	Value
	Die Y position	01A10h	2	per unit				
	Test results	01A12h	2	per unit				
ADC12 Calibration	ADC12 Calibration Tag	01A14h	1	05h	05h	11h	11h	05h
	ADC12 Calibration length	01A15h	1	10h	10h	10h	10h	10h
	ADC Gain Factor	01A16h	2	blank	blank	blank	blank	blank
	ADC Offset	01A18h	2	blank	blank	blank	blank	blank
	ADC 1.5-V Reference Temp. Sensor 30°C	01A1Ah	2	blank	blank	blank	blank	blank
	ADC 1.5-V Reference Temp. Sensor 85°C	01A1Ch	2	blank	blank	blank	blank	blank
	ADC 2.0-V Reference Temp. Sensor 30°C	01A1Eh	2	blank	blank	blank	blank	blank
	ADC 2.0-V Reference Temp. Sensor 85°C	01A20h	2	blank	blank	blank	blank	blank
	ADC 2.5-V Reference Temp. Sensor 30°C	01A22h	2	blank	blank	blank	blank	blank
	ADC 2.5-V Reference Temp. Sensor 85°C	01A24h	2	blank	blank	blank	blank	blank
REF Calibration	REF Calibration Tag	01A26h	1	12h	12h	12h	12h	12h
	REF Calibration length	01A27h	1	06h	06h	06h	06h	06h
	REF 1.5-V Reference Factor	01A28h	2	per unit				
	REF 2.0-V Reference Factor	01A2Ah	2	per unit				
	REF 2.5-V Reference Factor	01A2Ch	2	per unit				
Peripheral Descriptor	Peripheral Descriptor Tag	01A2Eh	1	02h	02h	02h	02h	02h
	Peripheral Descriptor Length	01A2Fh	1	61h	63h	61h	5Fh	5Fh
	Memory 1		2	08h 8Ah	08h 8Ah	08h 8Ah	08h 8Ah	08h 8Ah
	Memory 2		2	0Ch 86h	0Ch 86h	0Ch 86h	0Ch 86h	0Ch 86h
	Memory 3		2	0Eh 2Ah	0Eh 2Ah	0Eh 2Ah	0Eh 2Ah	0Eh 2Ah
	Memory 4		2	12h 2Eh	12h 2Dh	12h 2Ch	12h 2Ch	12h 2Ch
	Memory 5		2	22h 96h	2Ah 22h	22h 94h	22h 94h	40h 92h



Table 67. MSP430F551x Device Descriptor Table⁽¹⁾ (continued)

		Size	F5519	F5517	F5515	F5514	F5513
Description	Address	bytes	Value	Value	Value	Value	Value
Memory 6		1/2	N/A	95h 92h	N/A	N/A	N/A
delimiter		1	00h	00h	00h	00h	00h
Peripheral count		1	20h	20h	20h	1Fh	1Fh
MSP430CPUXV2		2	00h 23h	00h 23h	00h 23h	00h 23h	00h 23h
JTAG		2	00h 09h	00h 09h	00h 09h	00h 09h	00h 09h
SBW		2	00h 0Fh	00h 0Fh	00h 0Fh	00h 0Fh	00h 0Fh
EEM-L		2	00h 05h	00h 05h	00h 05h	00h 05h	00h 05h
TI BSL		2	00h FCh	00h FCh	00h FCh	00h FCh	00h FCh
SFR		2	10h 41h	10h 41h	10h 41h	10h 41h	10h 41h
РММ		2	02h 30h	02h 30h	02h 30h	02h 30h	02h 30h
FCTL		2	02h 38h	02h 38h	02h 38h	02h 38h	02h 38h
CRC16		2	01h 3Ch	01h 3Ch	01h 3Ch	01h 3Ch	01h 3Ch
CRC16_RB		2	00h 3Dh	00h 3Dh	00h 3Dh	00h 3Dh	00h 3Dh
RAMCTL		2	00h 44h	00h 44h	00h 44h	00h 44h	00h 44h
WDT_A		2	00h 40h	00h 40h	00h 40h	00h 40h	00h 40h
UCS		2	01h 48h	01h 48h	01h 48h	01h 48h	01h 48h
SYS		2	02h 42h	02h 42h	02h 42h	02h 42h	02h 42h
REF		2	03h A0h	03h A0h	03h A0h	03h A0h	03h A0h
Port Mapping		2	01h 10h	01h 10h	01h 10h	01h 10h	01h 10h
Port 1/2		2	04h 51h	04h 51h	04h 51h	04h 51h	04h 51h
Port 3/4		2	02h 52h	02h 52h	02h 52h	02h 52h	02h 52h
Port 5/6		2	02h 53h	02h 53h	02h 53h	02h 53h	02h 53h
Port 7/8		2	02h 54h	02h 54h	02h 54h	N/A	N/A
JTAG		2	0Ch 5Fh	0Ch 5Fh	0Ch 5Fh	0Eh 5Fh	0Eh 5Fh
TAO		2	02h 62h	02h 62h	02h 62h	02h 62h	02h 62h
TA1		2	04h 61h	04h 61h	04h 61h	04h 61h	04h 61h
TB0		2	04h 67h	04h 67h	04h 67h	04h 67h	04h 67h
TA2		2	04h 61h	04h 61h	04h 61h	04h 61h	04h 61h



Table 67. MSP430F551x Device Descriptor Table⁽¹⁾ (continued)

	D	A -1-1	Size	F5519	F5517	F5515	F5514	F5513
	Description	Address	bytes	Value	Value	Value	Value	Value
	RTC		2	0Ah 68h	0Ah 68h	0Ah 68h	0Ah 68h	0Ah 68h
	MPY32		2	02h 85h	02h 85h	02h 85h	02h 85h	02h 85h
	DMA-3		2	04h 47h	04h 47h	04h 47h	04h 47h	04h 47h
	USCI_A/B		2	0Ch 90h	0Ch 90h	0Ch 90h	0Ch 90h	0Ch 90h
	USCI_A/B		2	04h 90h	04h 90h	04h 90h	04h 90h	04h 90h
	ADC12_A		2	N/A	N/A	N/A	N/A	N/A
	COMP_B		2	2Ch A8h	2Ch A8h	2Ch A8h	2Ch A8h	2Ch A8h
	USB		2	04h 98h	04h 98h	04h 98h	04h 98h	04h 98h
Interrupts	COMP_B		1	A8h	A8h	A8h	A8h	A8h
	TB0.CCIFG0		1	64h	64h	64h	64h	64h
	TB0.CCIFG16		1	65h	65h	65h	65h	65h
	WDTIFG		1	40h	40h	40h	40h	40h
	USCI_A0		1	90h	90h	90h	90h	90h
	USCI_B0		1	91h	91h	91h	91h	91h
	ADC12_A		1	01h	01h	01h	01h	01h
	TA0.CCIFG0		1	60h	60h	60h	60h	60h
	TA0.CCIFG14		1	61h	61h	61h	61h	61h
	USB		1	98h	98h	98h	98h	98h
	DMA		1	46h	46h	46h	46h	46h
	TA1.CCIFG0		1	62h	62h	62h	62h	62h
	TA1.CCIFG12		1	63h	63h	63h	63h	63h
	P1		1	50h	50h	50h	50h	50h
	USCI_A1		1	92h	92h	92h	92h	92h
	USCI_B1		1	93h	93h	93h	93h	93h
	TA1.CCIFG0		1	66h	66h	66h	66h	66h
	TA1.CCIFG12		1	67h	67h	67h	67h	67h
	P2		1	51h	51h	51h	51h	51h
	RTC_A		1	68h	68h	68h	68h	68h
	delimiter		1	00h	00h	00h	00h	00h



REVISION HISTORY

REVISION	DESCRIPTION
SLAS590	Limited product preview release
SLAS590A	Changes throughout for XMS430F5529 sampling
SLAS590B	Changes throughout for updated preview
SLAS590C	Changes throughout for updated preview
SLAS590D	Production data release
SLAS590E	Updated YFF and ZQE pinout drawings. Changed T _{stg} maximum to 150°C in Absolute Maximum Ratings. Changed f _{XT2,HF,SW} MIN to 0.7 MHz in Crystal Oscillator, XT2.
SLAS590F	Corrected terminal assignments for YFF package in Pin Designation – MSP430F5528IYFF, MSP430F5526IYFF, MSP430F5524IYFF and Terminal Functions
SLAS590G	Changed limits for wake-up time, LPM3/4 current, reference current, ADC12 maximum frequency, ADC linearity — see the following tables: Low-Power Mode Supply Currents (Into V _{CC}) Excluding External Current 12-Bit ADC, Power Supply and Input Range Conditions 12-Bit ADC, Timing Parameters 12-Bit ADC, Linearity Parameters Using an External Reference Voltage or AVCC as Reference Voltage 12-Bit ADC, Linearity Parameters Using the Internal Reference Voltage REF, External Reference REF, Built-In Reference Changed notes regarding crystal capacitance in Crystal Oscillator, XT1, Low-Frequency Mode
SLAS590H	Corrected lost and corrupted symbols throughout. Affected symbols include: $\Delta \theta \Omega \rightarrow \ge \le \ne$ Changed ACLK signal description in Terminal Functions. Changed note on 12-Bit ADC, Linearity Parameters Using an External Reference Voltage or AVCC as Reference Voltage. Changed notes regarding UCA0CLK and UCB0CLK function on Table 51 and Table 52.
SLAS590I	Changed MSP430F5528IYFF to Production Data. Table 4, Changed PUR pin description. USB BSL, Added note regarding PUR pin. Table 13, Changed SYSRSTIV interrupt event with value 1Ch to Reserved. Recommended Operating Conditions, Added note regarding interaction between minimum VCC and SVSH. 12-Bit ADC, Temperature Sensor and Built-In VMID, Changed t _{SENSOR(sample)} MIN to 100 μ s, and changed note (2).
SLAS590J	Recommended Operating Conditions, Added TYP test conditions DCO Frequency, Added note (1) Flash Memory, Restored Flash erase currents to previous values (changed from TBD).
SLAS590K	Flash Memory, Changed I _{ERASE} and I _{MERASE} values.





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
MSP430F5513IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5513	Samples
MSP430F5513IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5513	Samples
MSP430F5513IZQE	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	360	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5513	Samples
MSP430F5513IZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5513	Samples
MSP430F5514IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5514	Samples
MSP430F5514IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5514	Samples
MSP430F5514IZQE	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	360	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5514	Samples
MSP430F5514IZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5514	Samples
MSP430F5515IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5515	Samples
MSP430F5515IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5515	Samples
MSP430F5517IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5517	Samples
MSP430F5517IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5517	Samples
MSP430F5519IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5519	Samples
MSP430F5519IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5519	Samples
MSP430F5521IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5521	Samples



11-Apr-2013

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish		Op Temp (°C)	Top-Side Markings	Samples
MSP430F5521IPNR	ACTIVE	LQFP	PN	80	1000	(2) Green (RoHS & no Sb/Br)	CU NIPDAU	(3) Level-3-260C-168 HR	-40 to 85	(4) M430F5521	Samples
MSP430F5522IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5522	Samples
MSP430F5522IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5522	Samples
MSP430F5522IZQE	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	360	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5522	Samples
MSP430F5522IZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5522	Samples
MSP430F5524IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5524	Samples
MSP430F5524IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5524	Samples
MSP430F5524IZQE	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	360	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5524	Samples
MSP430F5524IZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5524	Samples
MSP430F5525IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5525	Samples
MSP430F5525IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5525	Samples
MSP430F5526IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5526	Samples
MSP430F5526IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5526	Samples
MSP430F5526IZQE	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	360	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5526	Samples
MSP430F5526IZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5526	Samples





11-Apr-2013

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
MSP430F5527IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5527	Samples
MSP430F5527IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5527	Samples
MSP430F5528IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5528	Samples
MSP430F5528IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5528	Samples
MSP430F5528IYFFR	ACTIVE	DSBGA	YFF	64	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	M430F5528	Samples
MSP430F5528IZQE	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	360	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5528	Samples
MSP430F5528IZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5528	Samples
MSP430F5529CY	PREVIEW	DIESALE	Υ	0	320	Green (RoHS & no Sb/Br)	Call TI	N / A for Pkg Type			
MSP430F5529IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5529	Samples
MSP430F5529IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5529	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

11-Apr-2013

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Feb-2013

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity AO

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F5513IZQER	BGA MI CROSTA R JUNI OR	ZQE	80	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
MSP430F5514IZQER	BGA MI CROSTA R JUNI OR	ZQE	80	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
MSP430F5515IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F5517IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F5519IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F5521IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F5522IZQER	BGA MI CROSTA R JUNI OR	ZQE	80	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
MSP430F5524IZQER	BGA MI CROSTA R JUNI OR	ZQE	80	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
MSP430F5525IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Feb-2013

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F5526IZQER	BGA MI CROSTA R JUNI OR	ZQE	80	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
MSP430F5527IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F5528IYFFR	DSBGA	YFF	64	2500	330.0	12.4	3.86	3.86	0.69	8.0	12.0	Q2
MSP430F5528IZQER	BGA MI CROSTA R JUNI OR	ZQE	80	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
MSP430F5529IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430F5513IZQER	BGA MICROSTAR JUNIOR	ZQE	80	2500	338.1	338.1	20.6
MSP430F5514IZQER	BGA MICROSTAR JUNIOR	ZQE	80	2500	338.1	338.1	20.6
MSP430F5515IPNR	LQFP	PN	80	1000	367.0	367.0	45.0
MSP430F5517IPNR	LQFP	PN	80	1000	367.0	367.0	45.0
MSP430F5519IPNR	LQFP	PN	80	1000	367.0	367.0	45.0
MSP430F5521IPNR	LQFP	PN	80	1000	367.0	367.0	45.0




PACKAGE MATERIALS INFORMATION

www.ti.com 12-Feb-2013

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430F5522IZQER	BGA MICROSTAR JUNIOR	ZQE	80	2500	338.1	338.1	20.6
MSP430F5524IZQER	BGA MICROSTAR JUNIOR	ZQE	80	2500	338.1	338.1	20.6
MSP430F5525IPNR	LQFP	PN	80	1000	367.0	367.0	45.0
MSP430F5526IZQER	BGA MICROSTAR JUNIOR	ZQE	80	2500	338.1	338.1	20.6
MSP430F5527IPNR	LQFP	PN	80	1000	367.0	367.0	45.0
MSP430F5528IYFFR	DSBGA	YFF	64	2500	367.0	367.0	35.0
MSP430F5528IZQER	BGA MICROSTAR JUNIOR	ZQE	80	2500	338.1	338.1	20.6
MSP430F5529IPNR	LQFP	PN	80	1000	367.0	367.0	45.0

ZQE (S-PBGA-N80)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225
- D. This is a Pb-free solder ball design.

MicroStar Junior is a trademark of Texas Instruments.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5—1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



RGC (S-PVQFN-N64)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters



RGC (S-PVQFN-N64)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.



PN (S-PQFP-G80)

PLASTIC QUAD FLATPACK

1




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

YFF (R-XBGA-N64)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom www.ti.com/communications Amplifiers amplifier.ti.com **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com www.ti.com/medical Medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>