

Microprocessor Interfacing INEL-4217
First Partial Exam

Name Clave ID# _____ Sec. _____

Part One: Theory (40%)

NOTE: This part of the exam **must** be completed **without** any aid material.

1.1 Discuss the difference between semi-synchronous and asynchronous buses. Point out advantages and disadvantages of each. (20%)


1.2 Explain the style used by **Motorola** in the design of its basic control bus. Use a simplified timing diagram to clarify your explanations. (20%)

1.1 Semi synch: All devices expected to finish on time. If any requires more time, assert \overline{RDY} or WAIT signal.
Asynch: No device is expected to finish on time. When over, device must assert \overline{DTACK} signal.

Semi synch: Requires ~~more~~ less hardware, since only slow devices need to drive WAIT signal. However data is prone to be garbled in invalid address accesses.

Asynch: Data confidence is high since ^{ack is required from all devices.} watch-dog ckt can be included to detect errors and avoid invalid lectures. However more hardware is required, since ACK signal must be given by all devices. (also watchdog)

1.2 The MOTO style uses separated signals for providing access time and transfer direction. Address & Data buses are demux.



E → Indicates access time end with H→L transition

R/W → Transfer direction. Carries no timing info

A → asserted for valid address

Access time: address valid to H→L transition of E

INEL 4217 First Partial Exam

Name _____ ID# _____ Sec. _____

Part Two: Problems (60%)

NOTE: *The usage of aid materials is allowed for completing this part.*

Given the schematic in Figure 1, perform the following analyses using information extracted from the attached data sheets:

- 2.1 Perform a complete DC bus loading analysis for all devices in the schematics. Based on your analysis, give your recommendations about line interconnections (i.e. where might be drivers needed, if any). Also indicate how much supply current will require this circuit to operate. (35%)

NOTE: Make sure of showing all the computations you made to perform your analysis. Recommendations without support computations will not be considered.

- 2.2 Perform a timing analysis for ~~the~~ all accesses in the system. To simplify your computations, assume that all propagation delays, set-up, and hold times are negligible. Based on the results of your analysis, give your timing recommendations about the circuit. (25%)

NOTE: Here again, only recommendations based on your computations will be considered.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
 Storage Temperature -65°C to +150°C
 Voltage on $\overline{\text{EA}}/\text{V}_{\text{PP}}$ Pin to V_{SS} -0.5V to +21.5V
 Voltage on Any Other Pin to V_{SS} -0.5V to +7V
 Power Dissipation 1.5W

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

Operating Conditions: T_A (Under Bias) = 0°C to +70°C; V_{CC} = 5V \pm 10%; V_{SS} = 0V

D.C. CHARACTERISTICS (Under Operating Conditions)

Symbol	Parameter	Min	Max	Units	Test Conditions
V_{IL}	Input Low Voltage (Except $\overline{\text{EA}}$ Pin of 8751H & 8751H-8)	-0.5	0.8	V	
V_{IL1}	Input Low Voltage to $\overline{\text{EA}}$ Pin of 8751H & 8751H-8	0	0.7	V	
V_{IH}	Input High Voltage (Except XTAL2, RST)	2.0	$V_{\text{CC}} + 0.5$	V	
V_{IH1}	Input High Voltage to XTAL2, RST	2.5	$V_{\text{CC}} + 0.5$	V	$\text{XTAL1} = V_{\text{SS}}$
V_{OL}	Output Low Voltage (Ports 1, 2, 3)*		0.45	V	$I_{\text{OL}} = 1.6 \text{ mA}$
V_{OL1}	Output Low Voltage (Port 0, ALE, $\overline{\text{PSEN}}^*$)			V	
	8751H, 8751H-8		0.60	V	$I_{\text{OL}} = 3.2 \text{ mA}$
	All Others		0.45	V	$I_{\text{OL}} = 2.4 \text{ mA}$
V_{OH}	Output High Voltage (Ports 1, 2, 3, ALE, $\overline{\text{PSEN}}$)	2.4		V	$I_{\text{OH}} = -80 \mu\text{A}$
V_{OH1}	Output High Voltage (Port 0 in External Bus Mode)	2.4		V	$I_{\text{OH}} = -400 \mu\text{A}$
I_{IL}	Logical 0 Input Current (Ports 1, 2, 3, RST) 8032AH, 8052AH All Others		-800 -500	μA	$V_{\text{IN}} = 0.45\text{V}$ $V_{\text{IN}} = 0.45\text{V}$
I_{IL1}	Logical 0 Input Current to $\overline{\text{EA}}$ Pin of 8751H & 8751H-8 Only		-15	mA	$V_{\text{IN}} = 0.45\text{V}$
I_{IL2}	Logical 0 Input Current (XTAL2)		-3.2	mA	$V_{\text{IN}} = 0.45\text{V}$
I_{I}	Input Leakage Current (Port 0) 8751H & 8751H-8 All Others		± 100 ± 10	μA	$0.45 \leq V_{\text{IN}} \leq V_{\text{CC}}$ $0.45 \leq V_{\text{IN}} \leq V_{\text{CC}}$
I_{IH}	Logical 1 Input Current to $\overline{\text{EA}}$ Pin of 8751H & 8751H-8		500	μA	$V_{\text{IN}} = 2.4\text{V}$
I_{IH1}	Input Current to RST to Activate Reset		500	μA	$V_{\text{IN}} < (V_{\text{CC}} - 1.5\text{V})$
I_{CC}	Power Supply Current: 8031/8051 8031AH/8051AH 8032AH/8052AH 8751H/8751H-8		160 125 175 250	mA	All Outputs Disconnected; $\overline{\text{EA}} = V_{\text{CC}}$
C_{IO}	Pin Capacitance		10	pF	Test freq = 1 MHz

*NOTE: Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OLS} of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE line may exceed 0.8V. In such cases it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.

A.C. CHARACTERISTICS Under Operating Conditions;

Load Capacitance for Port 0, ALE, and $\overline{\text{PSEN}} = 100 \text{ pF}$;
 Load Capacitance for All Other Outputs = 80 pF

Symbol	Parameter	12 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	
1/TCLCL	Oscillator Frequency			3.5	12.0	MHz
TLHLL	ALE Pulse Width	127		2TCLCL - 40		ns
TAVLL	Address Valid to ALE Low	43		TCLCL - 40		ns
TLLAX	Address Hold after ALE Low	48		TCLCL - 35		ns
TLLIV	ALE Low to Valid Instr In 8751H All Others		183 233		4TCLCL - 150 4TCLCL - 100	ns ns
TLLPL	ALE Low to $\overline{\text{PSEN}}$ Low	58		TCLCL - 25		ns
TPLPH	$\overline{\text{PSEN}}$ Pulse Width 8751H All Others	190 215		3TCLCL - 60 3TCLCL - 35		ns ns
TPLIV	$\overline{\text{PSEN}}$ Low to Valid Instr In 8751H All Others		100 125		3TCLCL - 150 3TCLCL - 125	ns ns
TPXIX	Input Instr Hold after $\overline{\text{PSEN}}$	0		0		ns
TPXIZ	Input Instr Float after $\overline{\text{PSEN}}$		63		TCLCL - 20	ns
TPXAV	$\overline{\text{PSEN}}$ to Address Valid	75		TCLCL - 8		ns
TAVIV	Address to Valid Instr In 8751H All Others		267 302		5TCLCL - 150 5TCLCL - 115	ns ns
TPLAZ	$\overline{\text{PSEN}}$ Low to Address Float		20		20	ns
TRLRH	$\overline{\text{RD}}$ Pulse Width	400		6TCLCL - 100		ns
TWLWH	$\overline{\text{WR}}$ Pulse Width	400		6TCLCL - 100		ns
TRLDV	$\overline{\text{RD}}$ Low to Valid Data In		252		5TCLCL - 165	ns
TRHDX	Data Hold after $\overline{\text{RD}}$	0		0		ns
TRHDZ	Data Float after $\overline{\text{RD}}$		97		2TCLCL - 70	ns
TLLDV	ALE Low to Valid Data In		517		8TCLCL - 150	ns
TAVDV	Address to Valid Data In		585		9TCLCL - 165	ns
TLLWL	ALE Low to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	200	300	3TCLCL - 50	3TCLCL + 50	ns ns
TAVWL	Address to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	203		4TCLCL - 130		ns
TQVWX	Data Valid to $\overline{\text{WR}}$ Transition 8751H All Others	13 23		TCLCL - 70 TCLCL - 60		ns ns
TQVWH	Data Valid to $\overline{\text{WR}}$ High	433		7TCLCL - 150		ns
TWHQX	Data Hold after $\overline{\text{WR}}$	33		TCLCL - 50		ns
TRLAZ	$\overline{\text{RD}}$ Low to Address Float		20		20	ns
TWHLH	$\overline{\text{RD}}$ or $\overline{\text{WR}}$ High to ALE High 8751H All Others	33 43	133 123	TCLCL - 50 TCLCL - 40	TCLCL + 50 TCLCL + 40	ns ns

NOTE:

*This table does not include the 8751-8 A.C. characteristics (see next page).

intel

MCS®-51

[illegible]

270048-6

MSd

MCS®-51

The diagram illustrates the timing relationships for the 2700418-6 device. It features four main signal traces: ALE, PSEN, WR, and the data bus. The data bus is divided into two sections: PORT 0 and PORT 2.

- ALE:** A single-pulse signal with a pulse width labeled T_{WHLH} .
- PSEN:** A pulse signal with a pulse width labeled T_{LWL} .
- WR:** A pulse signal with a pulse width labeled T_{WHLX} .
- PORT 0:**
 - Contains two data buffers: "A0-A7 FROM IN OR DPH" and "A0-A7 FROM PCL".
 - The "A0-A7 FROM IN OR DPH" buffer is active during a period labeled T_{AVL} .
 - The "A0-A7 FROM PCL" buffer is active during a period labeled T_{QVWX} .
 - The data bus is labeled "DATA OUT".
 - Timing parameters for the data bus include T_{LAX} (setup time before WR), T_{QVWH} (hold time after WR), and T_{AVWL} (setup time before PSEN).
- PORT 2:**
 - Contains a data buffer labeled "A8-A15 FROM PCH".
 - The data bus is labeled "P2.0-P2.7 OR A8-A15 FROM DPH".

The diagram shows the sequence of events: ALE is asserted, followed by PSEN and WR. The data bus then provides data to the PORT 0 buffers, and finally, the PORT 2 buffer is updated. The timing parameters ensure proper data capture and retention.

270048-8

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature 0°C to +70°C
 During Read 0°C to +70°C
 Temperature Under Bias -10°C to +80°C
 Storage Temperature -65°C to +125°C
 All Inputs or Output Voltages with Respect to Ground -0.6V to +6.25V
 Voltage on Pin 24 with Respect to Ground -0.6V to +13.5V
 V_{PP} Supply Voltage with Respect to Ground -0.6V to +14.0V
 During Programming -0.6V to +14.0V

V_{CC} Supply Voltage with Respect to Ground -0.6V to +7.0V

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

READ OPERATION

D.C. CHARACTERISTICS 0°C ≤ T_A ≤ +70°C

Symbol	Parameter	Min	Max	Unit	Conditions
I _I	Input Load Current		10	μA	V _{IN} = 0V to V _{CC}
I _{LO}	Output Leakage Current		10	μA	V _{OUT} = 0V to V _{CC}
I _{PP(2)}	V _{PP} Current Read		5	mA	V _{PP} = 5.5V
I _{SS}	V _{CC} Current Standby		35	mA	CE = V _{HH}
I _{CC(2)}	V _{CC} Current Active		75	mA	CE = OE = V _{IL}
V _{IL}	Input Low Voltage	-0.1	+0.8	V	
V _{IH}	Input High Voltage	2.0	V _{CC} + 1	V	
V _{OL}	Output Low Voltage		0.45	V	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage	2.4		V	I _{OH} = -400 μA
V _{PP(2)}	V _{PP} Read Voltage	3.8	V _{CC}	V	V _{CC} = 5.0V ± 0.25V

A.C. CHARACTERISTICS 0°C ≤ T_A ≤ +70°C

Version(s) ⁽⁴⁾		V _{CC} ± 5%		2764A-1		2764A-2		2764A-25		Unit	Test Conditions
		V _{CC} ± 10%									
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max		
t _{ACC}	Address to Output Delay		180		200		200		250	ns	OE = OE = V _{IL}
t _{CE}	CE to Output Delay		180		200		200		250	ns	OE = V _{IL}
t _{OE}	OE to Output Delay		65		75		100		100	ns	OE = V _{IL}
t _{DF} ⁽²⁾	OE High to Output Float	0	55	0	55	0	60		60	ns	OE = V _{IL}
t _{OH} ⁽³⁾	Output Hold from Address, CE or OE, Whichever Occurred First	0		0		0		0		ns	OE = OE = V _{IL}


NOTES:

- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
- V_{PP} may be connected directly to V_{CC} except during programming. The supply current would then be the sum of I_{CC} and I_{PP}. The maximum current value is with outputs Q₀ to Q₇ unloaded.
- This parameter is only sampled and is not 100% tested. Output Data Float is defined as the point where data is no longer driven—see timing diagram on the following page.
- Model Number Prefixes: No prefix = CERPDP.


CAPACITANCE(2) (T_A = 25°C, f = 1 MHz)

Symbol	Parameter	Typ (1)	Max	Unit	Conditions
C _{IN}	Input Capacitance	4	6	pF	V _{IN} = 0V
C _{OUT}	Output Capacitance	8	12	pF	V _{OUT} = 0V


A.C. TESTING INPUT/OUTPUT WAVEFORM



A.C. TESTING LOAD CIRCUIT



A.C. WAVEFORMS



NOTES:

- Typical values are for T_A = 25°C and nominal supply voltages.
- This parameter is only sampled and is not 100% tested.
- CE may be delayed up to t_{CE} - t_{OE} after the falling edge of CE without impact on t_{OE}.

ABSOLUTE MAXIMUM RATINGS*Voltage on Any Pin Relative to Ground (V_{IN} , V_{OUT})Storage Temperature (T_{stg})Power Dissipation (P_D)DC Continuous Output Current (I_{OS})

-0.3V to +7V
 -55°C to +150°C
 1.0W
 50 mA

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

RECOMMENDED OPERATING CONDITIONS Voltage referenced to V_{SS} , $T_A = 0^\circ\text{C}$ to 70°C

Symbol	Parameter	Min	Typ	Max	Unit
V_{CC}	Supply Voltage	4.5	5.0	5.5	V
V_{SS}	Ground	0	0	0	V
V_{IH}	Input High Voltage	2.2		$V_{CC} \pm 0.3$	V
V_{IL}	Input Low Voltage	-0.3		0.8	V

NOTE:

1. During transitions, the inputs may undershoot to -3.5V for periods less than 20 ns.

CAPACITANCE $T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$

Symbol	Parameter	Min	Max	Unit
C_{IN1}	Input Capacitance ($V_{IN} = 0V$)		6	pF
C_{OUT}	Output Capacitance ($V_{OUT} = 0V$)		8	pF

NOTE:

This parameter is sampled and not 100% tested.

D.C. AND OPERATING CHARACTERISTICS

Recommended Operating Conditions unless otherwise noted


Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
I_{CC1}	Operating Current		30	40	mA	$V_{CC} = \text{Max}$, $\overline{CS} = V_{IL}$, Outputs open
I_{CC2}	Dynamic Current		30	60	mA	$T_{cyc} = \text{Min}$, $V_{CC} = \text{Max}$, Outputs open
I_{SB}	Standby Current			3	mA	$\overline{CS} = V_{IH}$
I_{SB1}			4	50	μA	$\overline{CS} \geq V_{CC} - 0.2V$, $V_{IN} = \text{GND}$ to V_{CC}
			0.2*	2		
I_{LI}	Input Load Current	-1		1	μA	$V_{CC} = \text{Max}$, $V_{IN} = \text{GND}$ to V_{CC}
I_{LO}	Output Leakage	-1		1	μA	$\overline{CS} = V_{IH}$, $V_{CC} = \text{Max}$, $V_{OUT} = \text{GND}$ to V_{CC}
V_{OH}	Output High Voltage	2.4			V	$I_{OH} = -1.0\text{ mA}$
V_{OL}	Output Low Voltage			0.4	V	$I_{OL} = 2.1\text{ mA}$

* $T_A = 25^\circ\text{C}$ **A.C. TEST CONDITIONS**


Input Pulse Levels 0.8V to 2.4V
 Input Rise and Fall Times 10 ns
 Timing Reference Level 1.5V
 Output Load 1 TTL Load + 100 pF

A.C. CHARACTERISTICS $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5V \pm 10\%$ **READ CYCLE**

Symbol	Parameter	5116S-10		5116S-12		Unit
		Min	Max	Min	Max	
t_{RC}	READ Cycle Time	100		120		ns
t_{AA}	Address Access Time		100		120	ns
t_{ACS}	Chip Select Access Time		100		120	ns
t_{OH}	Output Hold from Address Change	10		10		ns
t_{OLZ}	Chip Selection to Output in Low Z	10		10		ns
t_{CHZ}	Chip Deselection to Output in High Z	0	40	0	40	ns
t_{OE}	Output Enable Access Time	40		50		ns
t_{OLZ}	Output Enable to Output in Low Z	10		10		ns
t_{OHZ}	Output Enable to Output in High Z	0	40	0	40	ns

READ CYCLE NO. 1(1)

WRITE CYCLE NO. 1(1)



WRITE CYCLE

Symbol	Parameter	5116S-10		5116S-12		Unit
		Min	Max	Min	Max	
t _{WC}	WRITE Cycle Time	100		120		ns
t _{CW}	Chip Selection to End of Write	65		70		ns
t _{AW}	Address Valid to End of Write	80		105		ns
t _{AS}	Address Set-Up Time	0		0		ns
t _{WP}	Write Pulse Width	60		70		ns
t _{WR}	Write Recovery Time	10		10		ns
t _{DW}	Data Valid to End of Write	30		35		ns
t _{DH}	Data Hold Time	10		10		ns
t _{WHZ}	Write Enable to Output in High Z	0	30	0	35	ns
t _{OW}	Output Active from End of Write	10		10		ns
t _{OHZ}	Output Disable to Output in High Z	0	40	0	40	ns

NOTES:

1. WE must be high during address transitions.
2. A Write occurs during the overlap (t_{WP}) of a low CS and a low WE.
3. All Write Cycle timings are referenced from the last valid address to the first transitioning address.
4. During this period, I/O pins are in tri-state.
5. If the CS low transition occurs simultaneously with the WE low transitions or after the WE transition, outputs remain in tri-state.
6. OE is continuously low (OE = V_{IL}).
7. D_{OUT} is the same phase of write data on this write cycle.
8. D_{OUT} is the read data of next address.
9. If CS is low during this period, I/O pins are in output state.
10. Transition is measured at ±500 mV from steady state voltage.

Device Operation

The 5116S has two control inputs: Chip Select (\overline{CS}) and Write Enable (\overline{WE}). \overline{CS} is the power control pin and should be used for device operation. \overline{WE} is the data control pin and should be used to gate data at the I/O pins.

Standby Power

The 5116S is placed in a standby or reduced power consumption mode by applying a high (V_{IH}) to the \overline{CS} input. When in standby mode, the device is deselected and the outputs are in a high impedance state, independent of the \overline{WE} input.

Write Mode

Write Cycles may be controlled by either \overline{WE} or \overline{CS} . In either case, both \overline{WE} and \overline{CS} must be high (V_{IH}) during address transitions. During a \overline{WE} Controlled write cycle, \overline{CS} must be held low (V_{IL}) while \overline{WE} is low. Address transfers occur on the falling edge of \overline{WE} and the data transfers on rising edge of \overline{WE} . During a \overline{CS} controlled cycle, \overline{WE} must be held low (V_{IL}) while \overline{CS} is low. The addresses are then transferred on the falling edge of \overline{CS} and data on the rising edge of \overline{CS} . Data, in both cases, must be valid for a time t_{DW} before the controlling input is brought high (V_{IH}) and remain valid for a time t_{DH} after the controlling input is high.

Read Mode

\overline{CS} must be low (V_{IL}) and \overline{WE} must be high (V_{IH}) to activate a read cycle and obtain data at the outputs. Given stable addresses, valid data is available after a time t_{AA}.

Table 1. Mode Selection Truth Table

CS	WE	OE	Mode	I/O	Power
H	X	X	Standby	High Z	Standby
L	L	X	Write	D _{IN}	Active
L	H	L	Read	D _{OUT}	Active
L	X	H	Read	High Z	Active

8-BIT TRANSPARENT LATCH WITH 3-STATE OUTPUTS

54LS/74LS373


DESCRIPTION

The "373" is an 8-Bit Transparent Latch with 3-state buffered outputs. The latch outputs follow the data inputs when the latch Enable is HIGH, and they are stable when the Enable is LOW. The 3-state output buffers are controlled by an active LOW Output Enable (OE) input. A HIGH on the OE input forces the eight outputs to the high impedance "off" state. When OE is LOW, the latched or transparent data appears at the outputs.


FEATURES

- 8-Bit transparent latch
- 3-State output buffers
- Common Latch Enable input with hysteresis
- Common 3-state Output Enable control
- Independent latch and 3-state buffer operation
- See "363" for MOS compatible output version

LOGIC SYMBOL



PIN CONFIGURATION



ORDERING CODE (See Section 9 for further Package and Ordering Information)

PACKAGES	COMMERCIAL RANGES VCC=5V ± 5%; TA=0°C to +70°C	MILITARY RANGES VCC=5V ± 10%; TA=-55°C to +125°C
Plastic DIP	N74LS373N	
Ceramic DIP	N74LS373F	54LS373F
Flatpak		

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE^(a)

PINS	DESCRIPTION	54/74	54S/74S	54LS/74LS
E	Latch Enable (active HIGH) input			20
D ₀ -D ₇	Parallel Data inputs			20
OE	Output Enable (active LOW) input			20
Q ₀ -Q ₇	3-State outputs			-1/-2.6(a) 12/24(a)

NOTE
a. The stated numbers indicate different parametric values for Military/Commercial temperature ranges respectively.


FUNCTIONAL DESCRIPTION

The "373" is Octal Transparent Latch coupled to eight 3-state output buffers. The two sections of the device are controlled independently by Latch Enable (E) and Output Enable (OE) control gates.

The data on the D inputs transferred to the latch outputs when the Latch Enable (E) input is HIGH. The latch remains transparent to the data inputs while E is HIGH, and stores the data present one setup time before the HIGH-to-LOW enable transition. The enable gate has about 400mV of hysteresis built in to help minimize problems that signal and ground noise can cause on the latching operation.

The 3-state output buffers are designed to drive heavily loaded 3-state buses, MOS memories, or MOS microprocessors. The active LOW Output Enable (OE) controls all eight 3-state buffers independent of the latch operation. When OE is LOW, the latched or transparent data appears at the outputs. When OE is HIGH, the outputs are in the high impedance "off" state, which means they will neither drive nor load the bus.

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE^(b)

PARAMETER	TEST CONDITIONS	54/74		54S/74S		54LS/74LS		UNIT
		Min	Max	Min	Max	Min	Max	
V _{OL} Output LOW voltage	V _{CC} Min I _{OL} = 12mA V _{OE} = V _{IL} I _{OL} = 24mA						0.4	V
V _{OH} Output HIGH voltage	V _{CC} = Min, V _{OE} = V _{IL} I _{OH} = See Fan Out Table					2.4	0.5(c)	V
I _{OS} Output short circuit current	V _{CC} = Max, V _{OUT} = 0V					-30	-100	mA
I _{CC} Supply current	V _{CC} = Max						44	mA
							40	mA

NOTES
b. For family dc characteristics, see inside front cover for 54, 74, and 54S/74S, and see inside back cover for 54S/74S and 54LS/74LS specifications.
c. This parameter for Commercial Range only.


DESCRIPTION

The "138" is a HIGH speed 1-of-8 Decoder/Multiplexer. The "138" is ideal for HIGH speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using only three "138" devices; or to a 1-of-32 decoder using four "138" devices and one inverter.


FEATURES

- Demultiplexing capability
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- Direct replacement for Intel 3205

LOGIC SYMBOL



PIN CONFIGURATION



ORDERING CODE— (See Section 9 for further Package and Ordering Information)

PACKAGES	COMMERCIAL RANGES V _{CC} = 5V ± 5%; T _A = 0°C to 70°C	MILITARY RANGES V _{CC} = 5V ± 10%; T _A = -55°C to +125°C
Plastic DIP	N74LS138N • N74LS138N	
Ceramic DIP	N74S138F • N74LS138F	S54S138F • S54LS138F
Flatpak		S54S138W • S54LS138W

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE (a)

PINS	DESCRIPTION	54/74	54S/74S	54LS/74LS
A ₀ -A ₂	Address inputs	I _H (μA) I _L (mA)	50 -2.0	20 -0.36
\bar{E}_1, \bar{E}_2	Enable (Active LOW) inputs	I _H (μA) I _L (mA)	50 -2.0	20 -0.36
E ₃	Enable (Active HIGH) input	I _H (μA) I _L (mA)	50 -2.0	20 -0.36
$\bar{O}, \bar{7}$	Decoder outputs	I _{OH} (μA) I _{OL} (mA)	-1000 20	-400 4/8(a)

NOTE

a. The slashed numbers indicate different parametric values for Military/Commercial temperature ranges respectively.

FUNCTIONAL DESCRIPTION


The "138" decoder accepts three binary weighted inputs (A_0, A_1, A_2) and when enabled provides eight mutually exclusive LOW outputs (3-7). The device features three Enable inputs: two active LOW (\bar{E}_1, \bar{E}_2) and one active HIGH (E_3). Every output will be HIGH unless \bar{E}_1 and \bar{E}_2 are LOW and E_3 is HIGH. This multiple Enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four "138's" and one inverter.

TRUTH TABLE

[illegible]

NOTES

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (b)

PARAMETER	TEST CONDITIONS	5474		54LS74S		54LS74LS		UNIT
		Min	Max	Min	Max	Min	Max	
I _{CC}	Supply current	V _{CC} = Max						mA

NOTE

b. For family dc characteristics, see inside front cover for 5474 and 54H7742, and see inside back cover for 54574S and 54LS74LS specifications.

8061

Note: Standby current is I_{cc} when $\overline{CS}=H$

	I_{OL}	I_{OH}	I_{IL}	I_{IH}	I_F	I_{cc}
8051 P23	1.6m	80μ	500μ	10μ	10μ	160mA
* 8051 P2 ALE PSEN	3.2m	400μ	10μ	10μ	10μ	—
* 51165	2.1m	1m	1μ	1μ	1μ	60m
* 2764A	2.1m	400μ	10μ	10μ	10μ	75m
74LS138	8m	400μ	0.36m	20μ	—	10m
74LS373	24m	2.6m	0.4m	20μ	—	40m

Addresses bus location

- A0-A7 : Driver 74LS373
- LOAD P2μC ROM

$$\Sigma I_{IL} = 4μ + 10μ = 14μA < 24μA \quad \text{No problem}$$

$$\Sigma I_{IH} = 4μA + 10μA = 14μA < 24μA \quad \text{No problem}$$

- A8-A15:

Drives P2 μC

LOAD P2μC ROM → A8-A10

→ A15-A14

138 + ROM → A11, A12, A13 ← Worst

$$\Sigma I_{IL} = 360μA + 10μA = 370μA < 416μA \quad \text{No problem}$$

$$\Sigma I_{IH} = 20μA + 10μA = 30μA < 80μA \quad \text{No problem}$$

ADDRESS A0-A15 = 10
DATA A0-A15 = 10
OTHER LINES = 5
SUPPLY CUR. = 5
RECOMM = 5
35

Data bus loading:

Worst driver in low: Memory $I_{OL} = 2.1m$
Worst driver in high: μP $I_{OH} = 400m$

Low state analysis:

ROM drives:	Loads
3 8255 INACT	3μA
1 74LS138 INACT	10μA
1 μC AD.	10μA
1 373 IN	400μA

$$423μA < 2.1mA \quad \text{No problem}$$

High state analysis:

μP drives: LOADS

ALE & PSEN → Single load	4 8255	4 μA
RD & WR lines	1 74LS138	10 μA
P3	1 373	20 μA

$$\Sigma I_{IH} = \Sigma I_{IL} = 14μA < 80μA \quad \text{No problem}$$

8051 8255 74LS138 373

$$\Sigma I_{cc} = 160 + 4 \times 60 + 75 + 10 + 40 = 525mA$$

Rec. Power supply = 750mA @ 5V (mini module)

Timing Analysis:

$$O_1, \text{Freq} = 12 \text{ MHz} \quad T_{\text{CLK}} = \frac{1}{12} \times 10^{-6}$$

$$\text{Program Read } T_{\text{acc}} = T_{\text{PLH}} + T_{\text{LPL}} + T_{\text{AVLL}}$$

$$T_{\text{acc}} = 215 + 58 + 43 = 316 \text{ ns}$$

$$\text{Data Read } T_{\text{acc}} = T_{\text{PLH}} + T_{\text{LLWL}} + T_{\text{AVLL}}$$

$$T_{\text{acc}} = 400 + 200 + 43 = 643 \text{ ns}$$

$$\text{Data Write } T_{\text{acc}} = T_{\text{PLH}} + T_{\text{LWL}} + T_{\text{AVLL}} =$$

$$T_{\text{acc}} = 400 + 200 + 43 = 643 \text{ ns}$$

2409A-25

ROM Access time

$$T_{\text{Read}} = 250 \text{ ns}$$

$$\text{RAM Access time} \approx 1168 - 12$$

$$T_{\text{Read}} = 120 \text{ ns}$$

$$T_{\text{Write}} = 105 \text{ ns}$$

$$T_{\text{chip}} < T_{\text{ac}} \quad \left. \begin{array}{l} \text{No problem} \\ \text{if read in write} \end{array} \right\}$$