
DATA CONVERSION CLRCUSTS


Typical process control configuration



Sample & Hold Circuits (S/H)

- · Provide a stable DC signal for the conversion time of an DC.
- · Should operate at the required sampling rate required by application:
 - Nyquist criterion: The minimum rate at which a signal can be sampled to allow its unique reproduction is twice the maximum frequency component of the input signal.

- Violating the Hyquist criterion produces a spectral folding in the reproduced signal calle aliasing.
- · Idealized SH circuit:



SP = Sampling Deriod ts=Sample time


th = holding

ti = period of vi(t)

usually to & SP & ti

Idealized behavior (assumos Ri=0 auf Ri = 00)


· A more realistic representation of a S/H circuit



Ri = Output impedance of Vi(t) & switch resist.


Re = Input impedance of Vo(t) & capacitor leak


- · Implementations try to make R1 >0 and R1 >0
- · Basic Open-Loop S/H circuit



- · NUOS used as switch
- · Voltage follower provide - Low Ro - High Ri
- · Charging time constant


- · Discharging time constant to=RbC=(Ri+ floor) C -> large
- · Diode Bridge 5/A circuit






- · When | vict) | Vi Vf, C charges to vi through R. Vo(t) = vi(t)
- · When vi(t) < vo(t-1), C discharges through R , vo(t) = vi(t)
- · Usually 3/4 circuit should be phisically close to ADC
- · Capacitors of polycarbonate, polyethylene, or polystyrene are recommended for C. Do NOT USE TANTALUM CAPACITORS
 - This to reduce the effect of dielectric absorbtion

S/H Parameters



- · Acquisition time: Time required for C to charge to a specific percentage

 - Typical specs call for = 0.01% i.e. tx 92 = 9RaC
 For small Ra Jalues, critical factor is opamp slew rate (Tomax)
- · Aperture delay: Time between hold command and switch aperture
- · Droop Rate: Rate of decay of stored voltage
- · Setting time: Time for output to settle after a hold command
- · Slew Rate: Maximum rate of change of the stored vollage.
- · Other: Pedestal error, Feedthrough
- · Closed-loop 5/4 circuit



- Hina accuracy low-frequency tracking
- Feedback loop forces autput to track input
- Provides fast acquisition and settling times.
- More strict settling time requirements than open-loop S/H

DAC Input and ADC Output

· Commonly in NATURAL BINARY

$$N = Q_{1}2^{-1} + Q_{2}2^{-2} + \cdots + Q_{n}2^{n} = \sum_{i=1}^{n} (Q_{i}2^{i})$$


$$Q_{i} \in \{0, 1\}$$

$$Q_{i} = \{0, 1$$

A voltage value is obtained as Vo = NVFS VFS = Full scale voltage (maximum value) $Vo(FS) = (1-2^n)VFS$


LSB change $V_{LSB} = \frac{V_{ES}}{2^n}$: Defines converter resolution. • An n-bit DAC has 2^n coded levels.

Example: A 3-bit DAC. Transfer function



- · Note the maximum output value Vo(FS) < VFS by 1 LSB
- · This example is an unipolar output DAC: Only positive voltage values

· Transfer Function of an Unipolar ADC with - & LSB offset at zero Scall



- Quantization: Process of digitizing ADC samples into discrete ranges
- Quantization Error: Introduced by quantization process.
- Transfer function offset: Shifts transfer function to reduce quantization error

- Signal-to-noise ratio (SNR) of an ADC: Measures proportion of noise introduced by quantization process

Noise =
$$\int_{-\infty}^{\infty} q^2 p(q) dq$$
 $p(q) \leftarrow Probability density function of error.$

For an ADC with - ELSB affect Noise = VES

. Increasing number of bits increases SAR

- Converter Specifications

· Resolution: Smallest incremental change in


- Input (detection) in an ADC - Butput (resolved) in DAC


· Accuracy: Worst cope deviation of output with respect to actual input value. Includes errors from.

- Quantization - System noise


- Non-linearity


- Octset error






ADC Nonlinearity








error

Digital -to-Analog Conversion


· Simplest account: Using binary-weighted resistors



$$V_0 = \frac{2Rt}{R} V_R N$$

* Impractical because of Values of Repristors.


· Ladder type DAC



- " I= VR/R
- · Binary weighted currents on each branch
- · Easy to implement because only two different resistors : R & 2R

22.22


Multiplying DAC: Uses a variable UR



Requires external current - to-voltage converter to provide voltage output


Analog - to - Digital Converters


· Successive approximation ADC: · Bit are sequentially set from MSB to USB until conversion is complete.




- · Only the bits making Ve = Vi are left on in each step
- · Take n clock cycles to complete a conversion


- · Dual-slope ADC:
 - Converts analog input to a time function
 - Time function controls counting time of of a counter which provides a digital output





· Counting ADC : Replaces SAR by counter









Flash ADC: Simplest and fastest. Also the largest in terms of hardware.
Requires 2" comparators for an n-bit conversion


Encode = 0 > Sample mode Encode = 1 > Freeze mode and output encoded into binary



Conventional Data Conversion



Oversampling Deb Conversion:



Virtues of armsampling aunverters.

" Hogh blerance analog acroponents

. Trade resolution in Time for resolution in amplitude

* Eliminates the need for abrupt authoff in the analog litters.


· Extensive use of DSP.


An important remark is that there is NO one to one correspondance between the imput and output signal, and hence no classical methods of characterization can be used. Instead techniques of communications are used to describe the perfermance of oversampled data occurrences.

Sigma - Della Hodulator Structure

EAM: Syma- Delta Midulator


I Basia Amaiples:





STY:
$$H_S(R) = \frac{H(R)}{H(R)}$$
 (LOF)

I. Is Order ESM



STF!
$$Hs(2) = 2^{-1}$$
 $H(2) = \frac{2^{-1}}{1-2^{-1}}$ (integrator)

Time donain:

χζη)	W(n)	V(n)	χ(N)		
3/8	2/8	2/8	+1	sserac _j e	
2/8	" 6/g	-4/9	-1		
218	14/g	6/8	+1		2/8
3/2	-6/8	Ø	-1		. 0
2/2	10/8	14/8	+ 4		
2/8	-6/8	4/8	+ 1		
2/8	-6/2	-2/2	-1		
2/8	10/8	8/8	+4		

II. 1st Order EDM Implementation

