

Figure 3.29. The 68000 bus request/bus grant operation.




Figure 3.31. Daisy-chained priority signals on backplane.





Figure 3.32. Parallel bus arbitration using central arbiter.






Figure 3.29. The 68000 bus request/bus grant operation.




Figure 5.17. Two-cycle DMA transfer from memory to output port. The solid paths indicate the read cycle; the dashed paths indicate the write cycle.




Figure 5.18. One-cycle DMA transfer from memory to output port.




Figure 6-17 Minimal DMA controller/interface configuration.




Figure 9-37 Organization of an 8237 and its associated logic.

Name	Size	Number
Base Address Registers	16 bits	4
Base Word Count Registers	16 bits	4
Current Address Registers	16 bits	4
Current Word Count Registers	16 bits	4
Temporary Address Register	16 bits	1
Temporary Word Count Register	16 bits	1
Status Register	8 bits	1
Command Register	8 bits	1
Temporary Register	8 bits	1
Mode Registers	6 bits	4
Mask Register	4 bits	1
Request Register	4 bits	1

Figure 3. 8237A Internal Registers




Figure 9-38 Minimum mode 8088 configuration that includes an 8237.

WAVEFORMS




Figure 9. Slave Mode Write




Figure 10. Slave Mode Read







Figure 9-41 Typical timing diagram for an 8237.







Mode Register




Request Register






All four bits of the Mask register may also be written with a single command.



Register	Operation	Signals									
riegister	Орегинон	cs	IOR	IOW	АЗ	A2	Α1	AO			
Command	Write	0	1	0	1	0	0	0			
Mode	Write	0	1	0	1	0	1	1			
Request	Write	0	1	0	1	0	0	1			
Mask	Set/Reset	0	1	0	1	0	1	0			
Mask	Write	0	1	0	1	1	1	1			
Temporary	Read	0	0	1	1	1	0	1			
Status	Read	0	0	1	1	0	0	0			

Figure 5. Definition of Register Codes




231466-10

		Sie	gnais			Operation		
A 3	A 2	A1	A0	IOR	IOW	Operation		
1	0	0	0	0	1	Read Status Register		
1	0	0	0	1	0	Write Command Register		
1	0	0	1	0	1	lliegal		
1	0	0	1	1	0	Write Request Register		
1	0	1	0	0	1	Illegal		
1	0	1	0	1	0	Write Single Mask Register Bit		
1	0	1	1	0	1	lliegai		
1	0	1	1	1	0	Write Mode Register		
1	1	0	0	0	1	lliegal		
1	1	0	0	1	0	Clear Byte Pointer Flip/Flop		
1	1	0	1	0	1	Read Temporary Register		
1	1	0	1	1	0	Master Clear		
1	1	1	0	0	1	lliegal		
1	1	1	0	1	0	Clear Mask Register		
1	1	1	1	0	1	Illegal		
1	1	1	1	1	0	Write All Mask Register Bits		

Figure 6. Software Command Codes

Channe	Register	Operation	Signals							internal	Data Bus
				IOR	IOW	АЗ	A2	A 1	AO		1
0	Base and Current Address	Write	0	1	0	0	0	0	0	0	A0-A7
	<u> </u>	İ	0	_ 1	0	0	0	0	0	ļ †	A8-A15
	Current Address	Read	0	0	1	0	0	0	0	0	A0-A7
	Base and Current Word Count	Write		•	•	-	-	0	O	1	A8-A15
	Dase and Odnerk Word Codin	AAUIG	0	1 1	0	0	0	0	1	0	W0-W7 W8-W15
	Current Word Count	Read	0	0	1	0	0	0	1	0	W0-W7
			0	0	1	0	0	0	1	1	W8-W15
1	Base and Current Address	Write	0	1	0	0	0	1	0	0	A0-A7
			0	1	0	0	0	1	0	1	A8-A15
	Current Address	Read	0	0	1	0	0	1	0	0 1	A0-A7 A8-A15
	Base and Current Word Count	Write	0	1	0	0	0	1	1	0	
			ō	1	ō	ŏ	Ö	1	1	1	W0-W7 W8-W15
	Current Word Count	Read	0	0	1	0	0	1	1	0	W0-W7
2	Dog 10.		0	0	1	0	0	1	1	1	W8-W15
2	Base and Current Address	Write	0	1 1	0	0	1	0	0	0	A0-A7
	Current Address	Danel	-	-	-	0	1	0	0	1	A8-A15
	Odirone Address	Read	0	0	1	0	1	0	0	0	A0-A7
	Base and Current Word Count	Write	0	1	0	0	1	•	- T		A8-A15
		Ains	0	1	0,	0	1	0	1	0	W0-W7 W8-W15
	Current Word Count	Read	0	0	1	0	1	0	1	0	W0-W7
			0	0	1	0	1	0	1	1	W8-W15
3	Base and Current Address	Write	0	1	0	0	1	1.	0	0	A0-A7
	0	_	0	1	0	0	1	1	0	1	A8-A15
	Current Address	Read	0	0	1	0	1	1	0	0	A0-A7
	Base and Current Word Count	Write	0	1	0		•				A8-A15
	The state of the s		0	1	_	0	1	1	1	0	W0-W7 W8-W15
	Current Word Count	i	0	0		0	1	1	1	0	W0-W7
i			0	0	1	0	1	1	1	1	W8-W15

Figure 7. Word Count and Address Register Command Codes



```
Programs 8237A (address 020H) for:
***********************
               - DMA channel 0 assigned to read FDC-write memory
               - Block mode without autoinitialization
               - Normal timing

    Fixed priority

               - DREQ sense active high, DACK active low
                Location to place data given by DS:BX
                Block size given by CX
ReadFDC proc far
                      ; Save registers
       push ax
       push bx
       push cx
                              ; Bits to program A16-A19 latch
       mov ax,ds
       mov cl,0ch
       shr ax,cl
                      ; 4 bits to latch ADHCS
       out 040h,al
       out 02Ch,al
                      ; Reset first/last F/F
                              ; Destination address in memory
       mov ax,bx
       out 020h,al
       mov al, ah
       out 020h,al
                      ; count value
       pop cx
       mov ax,cx
       dec ax
                       ; adjust count
       out 021h,al
       mov al, ah
       out 021h,al
       mov al, 10000100b; Program mode for CH 00
       out 02bh,al
  To write to floppy change mode for channel 0
  to 10001000b and iclude the following two instruction
  to begin transfer
       mov al,00000100 ; Program request register
     out 029h,al
       mov al,00000000b; Program control (enable DMA)
       out 028h,al
       mov al,00000001b; Program mask register
       out 02fh,al
Chk:
       in al.020h
                       ; Read status register
       test al,00000001b; Checks CH 0 tc
       iz chk
       ret
leadFDC endp
```