

^{*}For the two-byte INT instruction the type is specified by the second byte and for an external interrupt the type is sent to the CPU over 8 of the data lines.

Figure 4-26 Layout of interrupt pointers.





Figure 6-9 Sequence of events during a maskable interrupt and subsequent return.



(a) Daisy chain




Figure 6-14 Daisy chain arrangement.





Figure 6-15 Representative interrupt priority management design.






Figure 4. MSC-86. 8259A Basic Configuration Example (8086 in Max. Model




Figure 21. Initialization Command Words (ICWs) Programming Format (Continued)




Figure 23. Operational Command Words (OCWs) Programming Format (Continued)




Figure 8-19 Multiple 8259A-based interrupt system.