
## Cache memory

To fill the performance gap between the CPU and the RAM.

When the CPU needs to access memory, the cache is examined.



# Mapping process

The transformation of data between from RAM to Cache.

RAM and Cache are decomposed into cells of one byte each.

Transformation between RAM and Cache is done line by line.

RAM and cache are divided into lines of same length.

Line length (usually 64 bytes): the number of bytes brought from RAM to Cache in response to a cache miss.

Three strategies:

- 1. Direct mapping
- 2. Fully associative
- 3. Set associative

2

The data of a memory address is stored in only one location in the cache.


Given a cache of 8 bytes divided into lines of 4 bytes each → 2 lines A RAM of 16 bytes **must be divided** into lines of 4 bytes each → 4 lines

Determine the size of memory address?


Cell size: 1 byte

Number of cells in the RAM:  $\frac{16}{1} = 16$ 

Memory address on:  $log_2(16) = 4$  bits



Cache



RAM

This cache can store only two lines from RAM at the same time.

Assume that the cache contains 2 RAM lines.

#### Q: How many bits are needed to determine the position of a byte within a line?

Line length: 4 bytes  $\rightarrow$  Positions: 0, 1, 2, 3

→ size(offset): 2 bits

Q: How many bits are needed to determine the line in which a byte is located?

Number of lines in the cache: 2

 $\rightarrow$  size(index): 1 bit.

5

Q: Index and offset are not enough because memory addresses 7 and 15 have the same index and offset.

The remaining bits in the RAM address are used as a tag

→ size(tag): 4-1-2=1

#### 4-bit addresses in RAM

				_
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	

RAM Line 0

Cache Line 0

RAM Line 1

Cache Line 1

RAM Line 2

Cache Line 0

RAM Line 3

Cache Line 1

Tag Index Offset

Dr. Houssein Alaeddine





 $size(offset) = log_2(line\ length)$ 

 $size(index) = log_2(Number of lines in the cache)$ 

 $size(tag) = size(memory\ address) - size(offset) - size(index)$ 

All bytes in the same RAM line have the same tag  $\rightarrow$  each cache line must have only one tag.

tag

CL0

CL1

When starting the computer, the cache is empty: bits of tags and bits of cells are set to 0.

Cache

Assume that the CPU needs to access the byte at the address  $5 = (0101)_2$ .

#### CPU examines the cache?

Index: 1

Tag:0

Offset: 1

→ return 0. But the address 5 in the RAM contains 25, for example!

#### How to know if a line contains data or not?

Add one valid bit (v) to each cache line.

$$v_i: egin{array}{cccc} 1 & ext{if $\it{CL}_i$ contains data} \ 0 & ext{otherwise} \end{array}$$

valid	tag			
				CL0
				CL1
		 Cache		

In which memory the CPU modifies data?

- Write-through cache: data is updated in cache and memory at the same time.
- Write-back cache: data is updated in cache only.

#### Write-back cache

We need an extra bit: dirty bit (d).

$$d_i: egin{bmatrix} 1 & ext{ if } \mathit{CL}_i ext{ is modified} \ 0 & ext{ otherwise} \end{cases}$$

# Direct mapping: pseudo-algorithm

Consider a cache of **n** lines and the @

tag	index	offset
-----	-------	--------

#### Reset

 $\forall i \in [0, n-1], v_i \leftarrow 0$ 

#### Check

 $v_{index} = 0 \rightarrow \text{cache miss}$   $t_{index} \neq tag \rightarrow \text{cache miss}$ cache hit

#### Get

Check?
Load the byte at the position offset


#### Set

Check?  $d_{index} \leftarrow 1$  Modify the byte at the position offset

# Direct mapping: pseudo-algorithm

### Transfer of data in response to a cache miss

1. Determine the RAM line  $RL_i$  to be moved



#### Example:


The address  $(0101)_2$  belongs to  $RL_1$  since  $(01)_2$ =1.

What is the address of the first byte in  $RL_i$ ?

 $i \times line\ length$ 

# Direct mapping: pseudo-algorithm

2. Determine the Cache line  $CL_i$  to be replaced




#### Example:

 $RL_1$  that contains the address  $(0\underline{1}01)_2$  must be moved to  $CL_1$  since  $(1)_2$ =1.

3. Once i and j are determined perform the following steps:

**Step1**: if  $d_j = 1 \rightarrow \text{move } CL_j$  to the corresponding RAM line  $RL_k$  where



12

$$v_i \leftarrow 1$$

$$d_i \leftarrow 0$$

$$t_i \leftarrow tag$$

### **Exercise**

Explain how the CPU executes this program using the direct mapping process.

I1: Load byte at @5

12: Load byte at @9

13: Add the loaded 2 bytes and store result at @6

**14**: Load byte at @13

d v

0

0

0	1	2	3
4	5	6	7

Cache

0	1	2	3
4	<b>25</b> <sub>5</sub>	6	7
8	6	10	11
12	7	14	15

13

Address on: 4 bits

Line length: 4 bytes

Offset: 2 bits

Index: 1 bit

Tag: 1

11:

0101

Index: 1

 $V1=0 \rightarrow cache miss$ 

RL1 → CL1

12:

1001

Index: 0

 $V0=0 \rightarrow cache miss$ 

RL2 → CL0

13:

0110

Index: 1

V1=1

T1=0=tagof @ → cache hit

14:

1101

Index: 1

V1=1

T1=0 not equal to tagof  $@ \rightarrow$  cache

miss

CL1 → RL (01)2 =RL 1

RL3 → CL1