Modern Computer Architecture (brief overview)

Jarmo Rantakokko

Aim: Give an overview of different types of systems and to give understanding on what to do and how to optimize the performance

Need to understand the hardware to be able to optimize the software!

1




Modern computer architecture

"All" modern computers are parallel computers (even single core computers)

Compare (historic overview):

| • | EDSAC | (1949) | 500kHz | 100 Flop/s |
|---|----------|--------|---------|--------------|
| • | Cray 1 | (1979) | 80 MHz | 4 Mflop/s |
| • | Cray 1 | (1983) | 80 MHz | 12 Mflop/s |
| • | Intel P4 | (2004) | 3.8 GHz | 7.6 Gflop/s |
| • | Intel i7 | (2010) | 2.3 GHz | 37 Gflop/s |
| • | Nvidia | (2012) | 732MHz | 3.95 Tflop/s |

Explanation: Interior parallelism!






The von Neumann model

For each instruction:

- 1. Fetch instruction
- 2. Decode instruction
- 3. Fetch operands
- 4. Execute instruction
- 5. Write result back



Observations (problems)

- 1. Each stage is performed sequentially
- 2. A lot of traffic to and from memory
- > Several cycles for an instruction to complete.
- > Slow devices/operations stalls execution.
- > Contention on the data bus to memory.



Solutions to run faster:

- 1. Increase clock rate
 - ⇒ Slow devices (memory) still stalls execution
 - ⇒ More contention on the memory bus
 - ⇒ High power consumption Increase freq, increase voltage, p~f*v² (Energy cost, cooling problem, battery time)
- 2. Introduce parallelism
 - a. Within a CPU
 - b. Multiple CPUs/cores

5




Parallelism within a processor:

1. Parallel busses

Wider data bus Separate data and instruction bus

2. Instruction pipeline



⇒ One instruction per time unit



How does the performance depend on the pipeline?



- Largest machine instruction limits the time unit (the speed of pipeline)
- Uniform stages (no dead time, higher efficiency)
- Number of stages (more parallelism/speedup)
- Number of consecutive instruction (startup time minor)

Short, uniform instruction length => RISC processor (Reduced Instruction Set Computer)

Super-pipelined processor: Extremely short and simple instructions (long pipelines). Can run with higher frequency.


Problem: Branches in code, disrupts the pipeline Branch prediction in hardware

7



3. Arithmetical pipelines

Floating point operations are heavy operations, can be decomposed into smaller operations, for example, decomposing an adder to adding a few bits at a time.



Useful for loops with arithmetic operations for (i=0;i<n;i++)

s[i]=a[i]+b[i];

Without pipeline: 4n t.u. With pipeline: 4+n-1 t.u.



4. Multiple operating units

Multiple units for floating point operations (add,mult), integer arithmetic unit, logic unit, branch unit, etc,

⇒ Parallel instruction stream with 2-4 flops/cycle

Problem:

Serial sections (ordered instructions) limit performance.


- Use *out-of-order* and *speculative* execution in hardware, i.e., precompute results without knowing if the instruction will execute or not.
- Use multiple software threads and fill the units with instructions from the parallel threads, *multithreading*.

9



5. Vector operations, SIMD






SIMD operation adding 8 elements simultaneously

SIMD: Single Instruction Multiple Data, the same operations are to be performed on multiple data elements simultaneously using vector registers MMX, SSE, AVX, AVX512.



Parallelism within a processor:

- 1. Parallel busses
- 2. Instruction pipeline



11



MEMORY PROBLEM:

Enhancements (1) - (5) => Memory can't keep up delivering data at processor speed!

Types of memory

DRAM: Dynamic Random Access Memory

Charged based devices, needs to be

refreshed at read/write – takes time ~10⁻⁸ s

Cheap but slow, use for main memory.

(Improvements: SDRAM, DDR SDRAM, RDRAM using multiple memory banks, can overlap accesses)

SRAM: Static Random Access Memory

Gate based devices (transistors)


No need for refreshment, fast but expensive,

use for registers and cache



Memory Hierarchies

To keep costs down, create memory hierarchy:



Analogy: Memory hierarchy – Phone numbers

13



Caches: L1 Cache (~128kB, on chip)


L2 Cache (~4MB, on/off chip) L3 Cache (+8MB, off chip)


Types of caches (techniques to store/replace data):

- direct mapped pages alphabetical order
- fully associative blank pages
- · set associative free sections, each section ordered

Memory hierarchies makes it very important with data layout and data accesses in your codes!

Register Cache Main memory Virtual memory







Performance vs memory


Fits in cache

Problem size

Note: Bad access pattern (bad cache reuse) in code will move performance location to the right and good access pattern (cache optimization) will move performance location to the left!









In summary:


A "traditional" processors is very parallel! But, the parallelism is on a low level and "hidden" for programmer. Compiler exploits it with loop unrolling, reordering, merging, splitting etc., if using aggressive optimization flags (-fast, -O3, -O5, -unroll, or similar). **Manual tuning of code** is still necessary!

Moreover, **cache optimization** becomes increasingly important, e.g., by exploiting temporal and spatial data locality and cache blocking, we can in data intensive cases improve the performance with a factor of 10x.

Applications can either be compute-bound or memory-bound depending on the computational intensity, need to know what to optimize for (**Roofline model**).



Multicore processor design



In the "traditional" processor we run one thread and issue instructions from this to the multiple pipelines.

21



Problems with "traditional" processor design:

#1: Running out of ILP Not enough instructions to feed pipelines

#2: Wire delay is starting to hurt Thinner wires, higher resistance, slower speed

#3: Memory is the bottleneck Slow memory accesses stalls the execution

#4: Power is the limit, P~F*V² Cooling problem, high energy cost, low battery time



Solving all the problems, exploring parallelism:

#1: Running out of ILP

> Feed one CPU with instructions from many threads

#2: Wire delay is starting to hurt

> Multiple small cores with private L1\$, shorter paths

#3: Memory is the bottleneck

> Overlap memory accesses from many threads


#4: Power is the limit

> Multiple cores, lower F and V, better performance


23





SMT: Simultaneous MultiThreading





Can feed the multiple pipelines with instruction from many threads. Can have hardware and software threads. Typically, improves performance with 10-20%.



















Parallel Computers at UU


UPPMAX, Rackham (2017)

- ➤ 486 nodes x 2 proc x 10 cores = 9720 cores
- FDR Infiniband interconnect (high speed data)
- Intel Xeon E5-2630v4, 2.2GHz (3.1GHz)
- ➤ Peak performance ~ ½ PetaFlop/s
- > Total memory 70 TeraByte RAM
- ➤ Will be used in PDP-course, period 4!





Intel Core i9-12900K, 12:th gen (2021)





16 cores total, 8 P-cores run dual threaded (16 threads), 8 E-cores run single threaded (8 threads), in total 24 threads running simultaneously. Typically you would run non-homogenous interactive tasks on P-cores and computationally intensive homogenous task on E-cores.

Shared 30MB L3-cache for all cores, shared 4MB L2-cache for all E-cores and private 1.25MB L2-cache for each P-core.

33



Intel Xeon Phi Co-processor (Many Integrated Core Arcitechture)



- 60-72 Compute cores
- 4 threads per core
- Up to 1.2 Tflops
- Tianhe-2 Supercomputer




Graphical Processing Units (GPU)

Main vendors NVIDIA, AMD

Architectural features:

- Many simple processing elements (16-2668)
- 1000s 1 000 000s of threads
- Hardware thread scheduling (1 cycle)
- Focus on throughput (data parallel tasks)
- Limited memory (small on chip mem)
- Limited bandwidth CPU ⇔ GPU (bottleneck)

35





Graphical Processing Units (GPU)



NVIDIA GeForce 650M

- 384 cores
- 650 Gflops SP
- 1 Gbyte Mem
- · Power 64W
- Price \$120

(C.f. CPU: 4 core, 2.3GHz, 4 flop/cycle => 37 Gflops DP)



NVIDIA Tesla K20X

- 2668 cores
- 3.95 Tflops SP (1.31 DP)
- 6 Gbyte Mem
- Power 235W
- Price > \$3200

(Used in Titan supercomputer)

GPU is a significant source of computational power! Accelerator based programming, 1TD054, period 1