Simulated timing (ns)

2. Area (um^2)

```
Number of ports:
                                           1443
Number of nets:
                                          6356
                                          4952
Number of cells:
Number of combinational cells:
                                          3871
Number of sequential cells:
                                           1056
Number of macros/black boxes:
                                             0
Number of buf/inv:
                                            717
Number of references:
                                            40
Combinational area:
                                  39578.275877
Buf/Inv area:
                                   5957.874035
Noncombinational area:
                                  26917.369667
                                      0.000000
Macro/Black Box area:
Net Interconnect area:
                                 690016.837311
Total cell area:
                                  66495.645544
Total area:
                                 756512.482855
design vision> read ddc CHIP syn.ddc
```

report area

3. Cost (A*T)

66495.65*0.792 = 52664.5548 um*s

4. ScreenShot Inferred memory devices in process

```
Inferred memory devices in process
in routine CHIP line 92 in file
'/home/raid7_2/userb09/b09036/DSD_2023/DSD_HW2/verilog/CHIP.v'.

Register Name | Type | Width | Bus | MB | AR | AS | SR | SS | ST |

PC_r_reg | Flip-flop | 32 | Y | N | N | N | N | N | N |
```