Homework 10 Solutions

Fall 2020

Solution 1

Because M_1 is in saturation, the current through it can be modeled using the following equation:

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \left(V_{GSQ} - V_T \right)^2$$

For a minimally sized device in the AMI 05 process, W/L=5, $\mu_n C_{ox}/2=56.4\mu$, and $V_T=0.79V$. If $V_{OUTO}=2V$ and $V_{DD}=5V$, this implies that the current through the $10k\Omega$ resistor is:

$$I_D = \frac{5-2}{10k\Omega} = \frac{3}{10k\Omega} = 300\mu A$$

We can then solve for the V_{GSQ} which will ensure that M_1 is conducting the same amount of current.

$$300\mu A = [56.4\mu][5][V_{GSQ} - 0.79]^2 \rightarrow V_{GSQ} = -0.241V \ OR \ 1.82V$$

It is not possible for V_{GSQ} to be -0.241V since that would imply that (a) we have a voltage which is less than our minimum voltage source and (b) the MOSFET is off. So, 1.82V is the only valid option. What's more, this satisfies the conditions for M_1 to be in saturation:

$$V_{GS} \ge V_{Tn} \rightarrow 1.82 \ge 0.79 \rightarrow True$$

$$V_{DS} \ge V_{GS} - V_{Tn} \rightarrow 2 \ge 1.82 - 0.79 \rightarrow True$$


How do we achieve 1.82V at the gate of M_1 ? By sizing R_1 and R_2 appropriately:

$$1.82 = \frac{R_2}{R_2 + R_1} * 5 \rightarrow 1.82(R_2 + R_1) = 5R_2$$
$$1.82R_1 = 3.18R_2$$
$$R_1 = 1.75R_2$$

Letting $R_2 = 10k\Omega$ means that R_1 is then equal to $17.5k\Omega$.

Solution 2

To begin, let us find V_{OUTQ} . To do so, draw the DC equivalent version of this circuit. Recall that, in DC, large inductors act as short-circuits and large capacitors act as open circuits.



We can find the voltage at the gate of M_1 by using the voltage divider equation:

$$V_{GS} = \frac{R_3}{R_3 + R_2} V_{DD} = \frac{10k}{10k + 17.5k} 5 = 1.82V$$

We can now find the current flowing through M_1 , allowing us to find V_{OUTO} :

$$I_D = \frac{1}{2}\mu_n C_{ox} \frac{W}{L} (V_{GSQ} - V_T)^2 = [56.4\mu][5][1.82 - 0.79]^2 = 299\mu A$$

$$V_{OUTQ} = 5 - R_1 I_D = 2.01V$$

Solution 3

The capacitor will act as an open circuit. So:

Guessing FA:

$$V_{BE} = 0.7 \Rightarrow V_B = 0.7V \Rightarrow I_B = \frac{10 - 0.7}{150 * 10^3} = 0.062 mA \Rightarrow I_C = 6.2 mA \Rightarrow V_{out} = 10 - 6.2 * 1 = 3.8V$$

Since Vce >0.2V we confirm it is F.A

$$V_{out} = -g_m V_{BE} R_C = -g_m V_{in} R_C \Rightarrow \frac{V_{in}}{V_{out}} = A_V = -g_m R_C$$

$$A_V = -\frac{I_{CQ}R_C}{V_t} = -\frac{6.2 * 10^{-3} * 1 * 10^3}{0.026} = -238$$

So the output would be $0.75\sin(500t) * (-238) = -178.8\sin(500t)$

Solution 4

The capacitor will act as an open circuit. So:

Guessing Saturation:

$$I_{DQ} = \frac{1}{2}\mu Cox \frac{W}{L}(VGS - VT)^2 = 56.4 * 10^{-6} \frac{3}{0.6}(10 - 5 - 0.79)^2 = 5mA$$

$$\Rightarrow V_{out} = 10 - 0.1 * 5 = 9.5V$$

Since VDS = 9.5-5 > 10-5-0.79 we confirm it is Saturation

$$V_{out} = -g_m V_{BE} R_C = -g_m V_{in} R_C \Rightarrow \frac{V_{in}}{V_{out}} = A_V = -g_m R_C$$

$$A_V = -\frac{2I_{DQ}R_C}{V_{EB}} = -\frac{2*5*10^{-3}*0.1*10^3}{5 - 0.79} = -0.2375$$

So the output would be $2\sin(500t) * (-0.2375) = -0.475\sin(500t)$

Solution 5

$$\begin{split} &\frac{I_{CQ}R_C}{V_t} = \frac{2I_{DQ}R_C}{V_{EB}} \Rightarrow \frac{\beta I_{BQ}}{0.026}R_{C1} = R_{C2}\frac{2\frac{1}{2}\mu Cox\frac{W}{L}(VGS - VT)^2}{VGS - VT} \\ &\Rightarrow \frac{100*\frac{VDD_1 - 0.7}{100*10^3}R_{C1} = R_{C2}\frac{56.4*10^{-6}\frac{3}{0.6}(VDD_2 - 0.71)^2}{VDD_2 - 0.71} \\ &\Rightarrow \frac{VDD_1 - 0.7}{26}R_{C1} = R_{C2}*2.82*10^{-4}(VDD_2 - 0.71) \\ &\Rightarrow \frac{VDD_1 - 0.7}{26}\frac{100}{5000*2.82*10^{-4}} + 0.71 = VDD_2 \end{split}$$

I will arbitrarily choose $\mathit{VDD}_1 = \mathit{1V}$ for the BJT, and now I will check for saturation:

$$V_{BE} = 0.7 \Rightarrow V_B = 0.7V \Rightarrow I_B = \frac{1 - 0.7}{100 * 10^3} = 0.003 mA \Rightarrow I_C = 0.3 mA \Rightarrow V_{out} = 3 - 0.3 * 10^{-3} * 100 = 2.97V$$

2.97 > 0.2V so we are in saturation.


That means that VDD2 = 1.528V,

$$I_{DQ} = \frac{1}{2}\mu Cox \frac{W}{L} (VGS - VT)^2 = \frac{1}{2}56.4 * 10^{-6} * \frac{3}{0.6} (1.528 - 0.79)^2 = 0.077mA$$

$$\Rightarrow V_{out} = 1.528 - 5 * 0.077 = 1.143V \Rightarrow VDS > VGS - VT$$
 so this is also in saturation


Since the BJT grows exponentially, it is clear that you need a lower Vdd to power the amplifier. Additionally, you need a much lower resistance in the BJT or higher in the MOS to get the amplifications to match.

Solution 6



The above is what the Thevenin equivalent would look like.

The quiescent circuit will look like this:




For the above two-port amplifier then I need to define y11,y12,y21 and y22 (keep in mind these are conductance not resistance terms). Which are clear from the first image:

 $\underline{\text{y22:}}$ will be the value of 1/Rc since the output conductance of the BJT g_o is 0

<u>y11</u>: will be 1/Rb

y12: will be the BJT input conductance

y21: will be gm of the BJT



Now I need to find Rin, Rout and Av:

Rin: will be the parallel resistance of Rb and the input resistance of the BJT. The input resistance of the BJT is $\frac{I_{CQ}}{\beta V_t}$ and since Rb is many magnitudes of order larger than the BJT's input resistance, their parallel resistance can be rounded to just $\frac{I_{CQ}}{\beta V_t}$.

Rout: will just be R_c which is $\frac{1}{v^{22}}$

 $\underline{\text{Av:}}\ A_v = -\frac{y_{21}}{y_{22}} = -\frac{gm}{\frac{1}{Rc}} = -g_m R_c$. The reason for this is, in the small signal amplifier circuit, y21 and y22 are in parallel, so the current going through the current source and that of y22 have to equal zero:

$$V_{out} * y_{22} + y_{21} * V_{in} = 0 \Rightarrow \frac{V_{in}}{V_{out}} = -\frac{y_{21}}{y_{22}}$$

Solution 7

For Amp1: its load is amp 2's input and its input resistance is Rs

$$Vout_1 = \frac{RL}{RL + Rout} A_V \frac{Rin}{RS + Rin} Vin = \frac{100k}{100k + 1} * 100 * \frac{\infty}{\infty + 100k} * 5 = 500$$

Since we have an infinite input resistance, RS doesn't play a role. Also since the output resistance is low it doesn't affect the output noticeably. The output here will be 500V then.

For Amp2: its load is amp 3's input and its input resistance is amp1's outuput

$$Vout_2 = \frac{RL}{RL + Rout} A_V \frac{Rin}{Rs + Rin} V_{out1} = \frac{50k}{50k + 500} * \frac{1}{200} * \frac{100k}{1 + 100k} * 500 = 2.475V$$

Since we have a relatively large input resistance, the previous chain's output resistance doesn't play a big role role. On the other hand since the output resistance is not very low it affect the output noticeably. The output here will be 2.457V then.

For Amp3: its load is RL and its input resistance is amp2's outuput


$$Vout_2 = \frac{RL}{RI + Rout} A_V \frac{Rin}{RS + Rin} V_{out_1} = \frac{5k}{5k + 1k} * 2 * \frac{50k}{500 + 50k} * 2.475 = 4.084V$$

Since we have an even smaller input resistance from last time, the previous chain's output resistance plays a larger role on the output. Additionally to that, since the output resistance is very large, it affects the output very noticeably. The output here will be 4.084V then.

Ideally, we would multiply all the gains to get that of 1, meaning the ideal output would be 5V. 4.084 is noticeably different, mostly due to the high output resistance of amp2, and the high output resistance and low input resistance of amp 3.

Solution 8

To begin, draw the two-port model of the MOS device.



Now, using KCL, solve for V_{OUT}/V_{IN} :


$$\frac{[V_{OUT} - V_{IN}]}{R_D} + g_m[-V_{IN}] + V_{OUT}[g_o] = 0$$

$$V_{OUT} - V_{IN} = V_{IN}g_mR_D - V_{OUT}[0]R_D$$


$$\frac{V_{OUT}}{V_{IN}} = [g_mR_D + 1] \approx g_mR_D$$

Solution 9

To begin, draw the two-port model of the MOS device.



To find the input-impedance, we terminate V_{OUT} to ground as a short circuit and apply a test voltage to the input. This results in a circuit which looks more like this:



Performing KCL:

$$I_{IN} = \frac{V_{IN}}{R_D} + V_{IN}g_o + g_m V_{IN}$$

$$\frac{I_{IN}}{V_{IN}} = \frac{1}{R_D} + 0 + g_m$$


$$\frac{I_{IN}}{V_{IN}} = \frac{1 + g_m R_D}{R_D}$$

$$\frac{V_{IN}}{I_{IN}} = R_{IN} = \frac{R_D}{1 + g_m R_D}$$


This solution is valid. We can make a further approximation, though, if we recall that $g_m R_D$ is the device gain. If the gain is much greater than 1, then $R_{IN} \approx \frac{1}{g_m}$.

Solution 10

To begin, draw the two-port model of the MOS device.



To find the output-impedance, we terminate V_{IN} to ground as a short circuit and apply a test voltage to the output. This results in a circuit which looks more like this:



Performing KCL:

$$I_{OUT} = \frac{V_{OUT}}{R_D} + V_{OUT}g_o + g_mV_{IN} = \frac{V_{OUT}}{R_D}$$

$$\frac{I_{OUT}}{V_{OUT}} = \frac{1}{R_D}$$

$$\frac{V_{OUT}}{I_{OUT}} = R_{OUT} = R_D$$

Solution 11 & 12

a)

Try forward active:

$$V_{out} = 5V - I_C * 2k\Omega$$

$$I_C = \beta * I_B = 100 * I_B$$

$$I_B = \frac{V_{in} - 0.6V}{25k\Omega}$$

 $V_{in}=1V$ $V_{in}=1.5V$ $V_{in}=2V$

 $I_B = 16\mu A \qquad \qquad I_B = 36\mu A \qquad \qquad I_B = 56\mu A$

Forward Active Not Forward Active Not Forward Active

Vin at 1V works in forward active, but it does not work in forward active for 1.5V and 2V.

Now to try saturation

$$V_{in}$$
=1.5V V_{in} =2V

$$\beta I_B = 100 * \frac{1.5V - 0.7V}{25k\Omega} = 3.2mA$$
 $\beta I_B = 100 * \frac{2V - 0.7V}{25k\Omega} = 5.2mA$

$$I_C = \frac{5V - 0.2V}{2k\Omega} = 2.4mA$$
 $I_C = \frac{5V - 0.2V}{2k\Omega} = 2.4mA$

$$I_C < \beta I_B$$
 $I_C < \beta I_B$

Saturation Saturation

$$V_E = I_E * 1k\Omega = (I_C + I_B) * 1k\Omega = (\beta I_B + I_B) * 1k\Omega = 101k * I_B$$

$$I_B = \frac{V_{in} - (V_E + 0.6)}{25k\Omega}$$

$$I_B = \frac{V_{in} - 0.6 - 101k * I_B}{25k\Omega}$$

$$I_B = \frac{V_{in} - 0.6}{126k}$$

$$V_{out} = 5 - 100 * I_B * 2k$$

 $\begin{array}{cccc} Vin=1V & V_{in}=1.5V & V_{in}=2V \\ \\ V_{out}=4.37V & V_{out}=3.57 & V_{out}=2.78V \end{array}$

c)

 $I_B,\,I_C,$ and $I_E,$ are the same as part B still for BJT1.

 $|1=|_{C1}+|_{B2}$

$$I1 = I_{C1} + I_{B2}$$

$$0 = 10 - I1 * 2k - I_{B2} * 200k - 0.6 = 10 - (I_{C1} + I_{B2}) * 2k - I_{B2} * 200k - 0.6$$

$$I_{B2} = \frac{10 - 2k * I_{C1} - 0.6}{502k}$$

Solve for I1 I_{B2}

$$Vout = 10V - 100*I_{B2}*2k\Omega$$

MOSIS WAFER ACCEPTANCE TESTS

RUN: T6AU VENDOR: AMIS TECHNOLOGY: SCN05 FEATURE SIZE: 0.5

microns

Run type: SKD

INTRODUCTION: This report contains the lot average results obtained by MOSIS from measurements of MOSIS test structures on each wafer of this fabrication lot. SPICE parameters obtained from similar measurements on a selected wafer are also attached.

COMMENTS: American Microsystems, Inc. C5

TRANSISTOR PARAMETERS	W/L	N-CHANNEL	P-CHANNEL	UNITS
MINIMUM Vth	3.0/0.6	0.79	-0.92	volts
SHORT Idss Vth Vpt	20.0/0.6	446 0.68 10.0	-239 -0.90 -10.0	
WIDE Ids0	20.0/0.6	< 2.5	< 2.5	pA/um
LARGE Vth Vjbkd Ijlk Gamma	50/50	0.68 10.9 <50.0 0.48	-11.6	volts volts pA V^0.5
K' (Uo*Cox/2) Low-field Mobility		56.4 463.87		uA/V^2 cm^2/V*s

COMMENTS: Poly bias varies with design technology. To account for mask bias use the appropriate value for the parameter XL in your SPICE model card.

bias use tr SPICE model		opriate	value	for the p	aramete	r XL ı	n your	
	Design Technology XL (um) XW (um)							(um)
		SCMOS_SUBM (lambda=0.30) SCMOS (lambda=0.35)						.00
FOX TRANSISTORS Vth	_	TE ly	N+ACTI >15.	VE P+ACT 0 <-15	_	ITS lts		
PROCESS PARAMETERS Sheet Resistance ohms/sq	N+ 83.5	P+ 105.3	POLY 23.5	_	POLY2 44.2		M2 0.10	UNITS
Contact Resistance Gate Oxide Thickness		149.7	17.3		29.2		0.97	ohms

angstrom

PROCESS PARAMETERS	МЗ	N/PLY	N_W	UNITS
Sheet Resistance	0.05	824	816	ohms/sq
Contact Resistance	0.79			ohms

COMMENTS: N\POLY is N-well under polysilicon.

CAPACITANCE PARAMETERS Area (substrate)	N+ 425	P+ 731	POLY 84	POLY2	M1 27	M2 12	M3 7	N_W 37	UNITS
<pre>aF/um^2 Area (N+active) aF/um^2</pre>			2434		35	16	11		
Area (P+active) aF/um^2			2335						
Area (poly) aF/um^2				938	56	15	9		
Area (poly2) aF/um^2					49				
Area (metal1) aF/um^2						31	13		
Area (metal2) aF/um^2							35		
Fringe (substrate) Fringe (poly) Fringe (metal1) Fringe (metal2)	344	238			49 59	33 38 51	23 28 34 52		aF/um aF/um aF/um aF/um
Overlap (N+active) Overlap (P+active)			232 312						aF/um aF/um
CIRCUIT PARAMETERS				ŢŢ	NTTS				

CIRCUIT PARAMETERS			UNITS
Inverters	K		
Vinv	1.0	2.02	volts
Vinv	1.5	2.28	volts
Vol (100 uA)	2.0	0.13	volts
Voh (100 uA)	2.0	4.85	volts
Vinv	2.0	2.46	volts
Gain	2.0	-19.72	
Ring Oscillator Freq.			
DIV256 (31-stg,5.0V)		95.31	MHz
D256 WIDE (31-stg,5.0V)		147.94	MHz
Ring Oscillator Power			
DIV256 (31-stg,5.0V)		0.49	uW/MHz/gate
D256_WIDE (31-stg,5.0V)		1.01	uW/MHz/gate

COMMENTS: SUBMICRON