\vdash		1		2		3		4			5			6	7		
[Layer	Name	Material	Thickness	Constant				1								
1 -		Top Overlay	Caldan Daniah	0.005	4						Hit Count	Finished Hole Size	+		Drill Layer Pair		
1 -	1	Top Solder Layer1 Top	Solder Resist	0,025mm 0,035mm	4	L 125um / S 125um / l	125um :	7d-100 0hm		×	229	0,200mm (7,87mi)	PTH	Round	Layer1 Top — Layer4 Bottom		
<u>,</u>	`	Dielectric1	PP-006	0,160mm	4.7	L 1230111 / 3 1230111 / 1	_ 1250111 .	. 24-100 01111		X O	4	0,400mm (15,75mil) 0,550mm (21,65mil)	NPTH PTH	Round	Layer1 Top — Layer4 Bottom		
'l	2	Layer2		0,035mm						×	4	0,800mm (21,65mi)	NPTH	Slot Round	Layer1 Top — Layer4 Bottom Layer1 Top — Layer4 Bottom		
		Dielectric2	Core-039	1,130mm	4.74					\$	4	0,850mm (33,47mil)	PTH	Slot	Layer1 Top — Layer4 Bottom		
1	3	Layer3	77.000	0,035mm						∇	4	0,900mm (35,43mil)	PTH	Round	Layer1 Top — Layer4 Bottom		
1 -	4	Dielectric3				 L 125um / S 125um / L 125um : Zd=100 Oh			<u>-</u>		4	1,000mm (39,37mil)	NPTH	Round	Layer1 Top — Layer4 Bottom		
1 -	*	Bottom Solder			4	L 125um / 3 125um / 1	_ IZJuiii .	. 20=100 Onin		0	34	1,000mm (39,37mil)	PTH	Round	Layer1 Top - Layer4 Bottom		
1		Bottom Overla		0,02011111	_					0	2	3,400mm (133,86mil)	PTH	Round	Layer1 Top - Layer4 Bottom		
-	Total board thickness: 1,640mm										289 Total						
Slot definitions: Routed Path Length = Calculated from tool start centre position to tool end centre position. Hole Length = Routed Path Length + Tool Size = Slot length as defined in the PCB layout																	
1												6,10	mm				
			•	Aı	O,90mm ⁻		><	15,00mm	>-			>1		-13,60m	m── > ──15,00mm─		
			,	71	U, SUMM			10) UUIMIM						13,6011	15,00		
╛								иии и мини и						* ****	ж		
							1	XX X X						им _и и и и	ĸ		
								x ğx						×ğ	(
								× ž×						×××			
								и ди							מ×		
		_											×				
44 . 50mm.													X X		** xx		
4						X) .	× č×				××	: Î	~ X~	u u		
Ιĭ					, A	×	u u	· · ·)	¢				^	^ x^	^		
			XXX XX X X X					**************************************					K KKKKK K		ж ^ж ж х		
	1	.25,00mm	•	× ×	, х	XX XV X	x X			×	×				x,x		
		25,0C		××		ж ж [*] ж ж	ļ	ж ж ж ж ж ж ж ж ж ж ж ж ж ж ж ж ж ж ж						^ x			
	Ę	(52,	_		×	J _{XX} J _X X		į	ж ж ж ж ж ж ж ж ж ж ж ж ж ж ж ж ж ж ж		×	x × ×			ж жж ж		
	_mm00	20,	,	* *	0	- R R)	3		~ X X	×	Ō	\bigcirc		_ ×××		
	5,0		* * *	▽	0	** 0 0)		(* *)	κ X ^ ^	_ ×	∇				0	
	15		~ x x x x	_	0	x 0 0	J		(xx)	KH (0 0				x		
			0 0	▽	0 0	0 0 0 0	1		٦ ٥	0 (0 0	∇ 0				0	
7 ↓		↓							ノ Ŭ	* (, 0 0						
					Title:						Germany Bare Board Rev		oard Revision:				
					CSI2-K	RIA-KV260_Rev0	01	Technologies Stadtroda		adtroda							
=							Project:		PCB Designe	 г.	Layer I	Name:		Bare B	oard Number:		
							Leonard		HA Designe			Drawing		30.0			
											5, 111 5, 541.19						
									File Name:								
	All dr	ills (PTH a	ınd NPTH) shou	uld run in	n one wor	k process	25.05.2	023	CSI2-KRIA-K	(V260_Re	v01.PcbDoo	SCALE: 1.00					
		•		2		3		Ι 4			5	· ·					