
# **HW 0b010: Verilog Building Blocks**

### Decoder:

Test Results for decoder showing enable, address 1, and address 2 combinations.

De	code	er:						
En	A0	A1	00	01	02	03	1	Expected Output
0	0	0	0	0	0	0	1	All false
0	1	0	0	0	0	0	1	All false
0	0	1	0	0	0	0	Ì	All false
0	1	1	0	0	0	0	Ì	All false
1	0	0	1	0	0	0	Ì	00 Only
1	1	0	0	1	0	0	1	01 Only
1	0	1	0	0	1	0	1	02 Only
1	1	1	0	0	0	1	1	03 Only

Waveform for decoder showing each output high only when the right combination of address one and two are high and when enable is high.




### **Multiplexer:**

Test results for multiplexer with all combinations of address 1 and address 2 with the four inputs.

## Multiplexer:

A0	A1	00	01	02	03	I bu	tput   Expected Output
0	0	1	0	0	0	1 1	Same As 00
1	0	1	0	0	0	0	Same As 01
1	1	1	0	0	0	0	Same As 02
0	1	1	0	0	0	0	Same As 03
	0 1		4				Samo As 00
0	0	0	1	0	0	0	Same As 00
1	0	0	1	0	0	1	Same As 01
0	1	0	1	0	0	0	Same As 02
1	1	0	1	0	0	0	Same As 03
0	0	0	0	1	0	0	Same As 00
1	0	0	0	1	0	0	Same As 01
0	1	0	0	1	0	1 1	Same As 02
1	1	0	0	1	0	0	Same As 03
0	0	0	0	0	1	0	Same As 00
1	0	0	0	0	1	0	Same As 01
0	1	0	0	0	1	0	Same As 02
1	1	0	0	0	1	1 1	Same As 03

Waveform for the multiplexer showing the output with various combinations of address0 and address1 across each of the four inputs being high.



### Adder:

Test results for an adder with combinations of A and B and Carryln.

### Adder:

Α	B	C	arr	yIn	Ī	Carry	ut	Ī	Carry Out	Should	Ве	Ī	Sum	I	Sum	Should	Ве
				0		False		-	False			.51		50			
0	0	1	1	0	ĺ	False	1		True								
0	1	1	0	0	1	False	1		True								
0	1	I	1	1	I	True	0	ij	False								
1	0	1	0	0	1	False	1	Ì	True								
1	0	-	1	1	-	True	0		False								
1	1	ĺ	0	1		True	0		False								
1	1	I	1	1	I	True	1		True								

Waveform for a full adder showing the carryOut and sum values for possible carryIn, A, and B values.

