
a) Now given the following concrete image and kernel matrix, calculate the convolution result:

4	1	0			
1		_		2	1
3	0	5	*	5	3
2	6	1	,		

8+1+15+2	2+0+0+15
6+0+10+18	0+5+30+3

	24	17
_	34	38

b) As discussed in class, such a convolution operation can be done by transforming it into a general matrix-matrix multiplication (GEMM). Show how this transformation and rearrangement is performed on the example in a). What would be the matrix A and matrix B to be multiplied? Explain and draw figures as necessary. What are the pros and cons of casting the convolution as GEMM?




Benefits: Allows convolution to take advantage of software libraries or hardware accelerators focused on matrix multiplication.

Cons: More Storage required to complete operation

c) Now assume an input image I with 1 channel of general dimensions $I_w x I_w$, and two filters F_I and F_2 each with 1 channel and dimensions $F_w x F_w$. Assuming no zero-padding and a stride of 1, what are the dimensions of the output feature map O? Write down the pseudocode to first

transform I, F_1 and F_2 into A and B, and then perform the GEMM of A and B such that the output feature is calculated. What are the dimensions of A, B and C, where C is the result of the GEMM?



A:
$$A = \text{New array } [2][F_w \times F_w]$$


$$A[0] = F_1 \cdot \text{reshape}(1, F_w \times F_w)$$

$$A[1] = F_2 \cdot \text{reshape}(1, F_w \times F_w)$$

A:
$$A = \text{New array } [2] [F_w \times F_w]$$

B: $B = \text{New array } [F_w \times F_w] [(I_w - F_w + I) (I_w - F_w + I)]$
 $Col_index = 0$
 $Col_index = 0$

d) GEMM is one of the most fundamental operation in most applications in machine learning and beyond. As discussed in class, GEMM is inherently compute-bound with ample parallelism and locality. However, with the large matrix sizes, performance is often limited by on-chip memory size and/or memory bandwidth. In order to maximize data reuse, socalled blocked matrix-multiplication algorithms are often used. Shown below is the case of blocking a 4x4 matrix multiplication using a block size of 2:



Write down a pseudocode for performing a simple blocked matrix multiplication, assuming a block size b and square matrices A and B, both with dimensions equal to NxN (where N>>band N%b=0). Feel free to use any blocking technique you like. In general, many blocking algorithms have been studied depending on the dimensions along which matrices are blocked, and their relative performance is correlated to the underlying memory architecture, e.g., cache hierarchy and configurations in a CPU.

- a) Study the code and observe the program output. You can also use your favorite debugger (e.g., using ddd as a graphical frontend for gdb) to walk through the example. Briefly explain the program behavior and output, e.g. by drawing a trace of SystemC thread executions.
 - 1. Producer runs and fills FIFO with 'Visit www.' FIFO is full, producer waits for read event and suspends.
 - 2. Consumer reads and prints out FIFO. FIFO becomes empty, and consumer waits for write event and suspends.
 - 3. 1 & 2 are repeated until FIFO empties.

b) Modify the example to replace the custom FIFO channel with a corresponding sc_fifo<char> channel from the SystemC standard channel library. Compile and simulate the code to verify correctness. Vary the FIFO depth/size and observe the resulting behavior. Briefly explain any differences in behavior you see as a function of FIFO size/depth.

Depth = 1 Visit www.accellera.org and see what SystemC can do for you today!

Depth = 2

Depth = 3

Vi<1>sit<1> ww<1>w.a<1>cce<1>lle<1>ra.<1>org<1> an<1>d s<1>ee <1>wha<1>t S<1>yst<1>emC<1> ca<1>n d<1>o f<1>or <1>you<1> to<1>day<1>!


Depth = 12

Vis<9>it www.a<1>ccel<9>lera.org<1> and<9> see wha<1>t Sy<9>stemC ca<1>n do<9> for you<1> today!<1>

Depth = 100

Visit www.accellera.org and see what SystemC can do for yo<9>u today!<1>

c) Now replace the sc_fifo<char> FIFO queue channel with sc_signal<char> and sc_signal<bool> channels that model the wires of a simple timed double handshake protocol connecting the *producer* and *consumer* modules, e.g. following this timing diagram (where tuples indicate minimum/maximum allowed times between events on the wires):



Insert code into the *consumer* that prints the current simulation time every time a character is received. Compile and simulate your design to verify its correctness and report on the simulation output.

V 21ns	o 621ns	t 1221ns	t 1821ns
i 52ns	r 652ns	e 1252ns	o 1852ns
s 81ns	g 681ns	m 1281ns	d 1881ns
i 112ns	712ns	C 1312ns	a 1912ns
t 141ns	a 741ns	1341ns	y 1941ns
172ns	n 772ns	c 1372ns	! 1972ns
w 201ns	d 801ns	a 1401ns	
w 232ns	832ns	n 1432ns	2001ns
w 261ns	s 861ns	1461ns	
. 292ns	e 892ns	d 1492ns	
a 321ns	e 921ns	o 1521ns	
c 352ns	952ns	1552ns	
c 381ns	w 981ns	f 1581ns	
e 412ns	h 1012ns	o 1612ns	
l 441ns	a 1041ns	r 1641ns	
l 472ns	t 1072ns	1672ns	
e 501ns	1101ns	y 1701ns	
r 532ns	S 1132ns	o 1732ns	
a 561ns	y 1161ns	u 1761ns	
. 592ns	s 1192ns	1792ns	

d) Now go back to the original custom FIFO design from a). Can you modify this design by inserting time wait() statements into the custom queue channel to match the timing, behavior and output of the design from c)?

V 60ns i 90ns s 120ns i 150ns t 180ns 210ns w 240ns w 270ns w 300ns . 330ns	e 450ns I 480ns I 510ns e 540ns r 570ns a 600ns . 630ns o 660ns r 690ns g 720ns	d 840ns 870ns s 900ns e 930ns e 960ns 990ns w 1020ns h 1050ns a 1080ns t 1110ns	s 1230ns t 1260ns e 1290ns m 1320ns C 1350ns 1380ns c 1410ns a 1440ns n 1470ns 1500ns	f 1620ns o 1650ns r 1680ns r 1710ns y 1740ns o 1770ns u 1800ns 1830ns t 1860ns o 1890ns d 1920ns
	•			
a 360ns	750ns	1140ns	d 1530ns	a 1950ns
c 390ns	a 780ns	S 1170ns	o 1560ns 1590ns	y 1980ns ! 2010ns
c 420ns	n 810ns	y 1200ns	เอยเทร	: 2010118