
PROJETO I - Sistemas Digitais


Alunos:

- Brenda Vanessa Guerra Alves (bvga)
- Rubens Nascimento de Lima (rnl2)
- Pedro Barros de Souza Lima (pbsl)
- Matheus Barney Mara Galindo (mbmg)

1.a)




b)




3.a) Primeiro Método:

Segundo Método:


b)



4.a)



b)



5.a)

```
module systemx
  (output reg [1:0] Out,
  input wire A, B, C);

reg [1:0] ROM8x2 [7:0];
  reg [2:0] I;

always @(A, B, C) begin
    I = { A , B , C };

Out <= ROM8x2[I];
  end

initial begin
    ROM8x2[0] <= 2'b11;
    ROM8x2[1] <= 2'b11;
    ROM8x2[2] <= 2'b10;
    ROM8x2[3] <= 2'b00;
    ROM8x2[4] <= 2'b01;</pre>
```

```
ROM8x2[5] <= 2'b01;

ROM8x2[6] <= 2'b10;

ROM8x2[7] <= 2'b01;

end

endmodule
```

b)


```
module counter4bits
  (output reg [2:0] Out,
  input wire A, B, C, D);
 reg [2:0] ROM16x3 [15:0];
 reg [3:0] I;
  always @(A, B, C, D) begin
    I = \{ A, B, C, D \};
    Out <= ROM16x3[I];
  end
  initial begin
    ROM16x3[0] \le 3'b000; //0000 = 0
    ROM16x3[1] \le 3'b001; //0001 = 1
    ROM16x3[2] \le 3'b001; //0010 = 1
    ROM16x3[3] \le 3'b010; //0011 = 2
    ROM16x3[4] \le 3'b001; //0100 = 1
    ROM16x3[5] \le 3'b010; //0101 = 2
    ROM16x3[6] \le 3'b010; //0110 = 2
    ROM16x3[7] \le 3'b011; //0111 = 3
    ROM16x3[8] \le 3'b001; //1000 = 1
    ROM16x3[9] \le 3'b010; //1001 = 2
    ROM16x3[10] \le 3'b010;//1010 = 2
    ROM16x3[11] \le 3'b011;//1011 = 3
    ROM16x3[12] \le 3'b010; //1100 = 2
    ROM16x3[13] \le 3'b011;//1101 = 3
    ROM16x3[14] \le 3'b011;//1110 = 3
    ROM16x3[15] \le 3'b100; //1111 = 4
  end
endmodule
```

c)


```
module counter12bits(
  output reg [3:0] Out_final,
  input wire A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, A10,
A11);
```

```
wire [2:0] Val0;
  wire [2:0] Val1;
  wire [2:0] Val2;
  counter4bits U0(.A(A3), .B(A2), .C(A1), .D(A0),
.Out(Val0));
  counter4bits U1(.A(A7), .B(A6), .C(A5), .D(A4),
.Out(Val1));
  counter4bits U2(.A(A11), .B(A10), .C(A9), .D(A8),
.Out(Val2));
  always @(Val0, Val1, Val2) begin
    Out final <= Val0 + Val1 + Val2;
  end
endmodule
module counter4bits
  (output reg [2:0] Out,
  input wire A, B, C, D);
  reg [2:0] ROM16x3 [15:0];
  reg [3:0] I;
  always @(A, B, C, D) begin
    I = \{ A, B, C, D \};
    Out \leq ROM16x3[I];
  end
  initial begin
    ROM16x3[0] \le 3'b000; //0000 = 0
    ROM16x3[1] \le 3'b001; //0001 = 1
    ROM16x3[2] \le 3'b001; //0010 = 1
    ROM16x3[3] \le 3'b010; //0011 = 2
    ROM16x3[4] \le 3'b001; //0100 = 1
    ROM16x3[5] \le 3'b010; //0101 = 2
    ROM16x3[6] \le 3'b010; //0110 = 2
    ROM16x3[7] \le 3'b011; //0111 = 3
    ROM16x3[8] \le 3'b001; //1000 = 1
    ROM16x3[9] \le 3'b010; //1001 = 2
    ROM16x3[10] \le 3'b010;//1010 = 2
    ROM16x3[11] \le 3'b011;//1011 = 3
    ROM16x3[12] \le 3'b010;//1100 = 2
    ROM16x3[13] \le 3'b011;//1101 = 3
    ROM16x3[14] \le 3'b011; //1110 = 3
    ROM16x3[15] \le 3'b100; //1111 = 4
  end
endmodule
```

d) ("Out_final" mostra o valor em binário da quantidade de 1s de cada cadeia) [1111111111]:



[010110101101]:



[100001011100]:

