
Kit No Date:	TXIL INO.	Date:	1		U1244 56789 msfill-1pt 301M	
------------------	-----------	-------	---	--	-----------------------------------	--

LABORATORY 6

Please print this sheet prior to coming to laboratory. Complete the pre-laboratory tasks in your lab notebook. Complete the lab tasks in **both** your lab notebook and this submission sheet.

1 Pre-laboratory Verification



2 Laboratory Verification

4E ·· 42	4E ·· 43

3 Deliverables

1.	Att	ac	h n	nul	ti	ple	X .	vho	V	HL)L	coc	le (dec	cod	er i	s n	ot 1	nec	ess	ary	·).						
2.	Att	ac	h t	olo	ck (dia	gra	m.																				
3.	Att	ac	h t	hre	e r	equ	iire	d p	ho	tos	of	boa	ard,	pr	inte	ed o	on a	ı si	ngl	le s	hee	et o	f pa	ape	r.			
4.	When implementing blanking for the seven-segment display that was created using hardwa (previous laboratory), a combinational circuit had to be developed. What would need to be changed in order to implement blanking on the FPGA?															•												
	٠		٠	٠	٠	٠	٠		٠					٠	٠	٠			٠	٠	٠	٠	٠		٠	٠	٠	
	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠		٠	٠	٠	٠	٠	٠	٠	٠	٠	٠		٠	٠	٠	٠	
	٠	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠		٠	٠	۰	•	۰	۰	٠	
		•																										
						٠					٠												٠		٠	٠		
						٠																						
	٠					٠	٠		٠		٠			٠	٠					٠	٠	٠	٠		٠	٠	٠	
	٠																											
5.	Wł	nat	w	oul	d n	iee	d to	be	ch	an	ged	l in	ore	der	to	disp	olay	y h	exa	ide	cim	nal	(A -l	F) (ligi	its?		
	٠					٠			٠					٠													٠	
	٠	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠		٠	٠	٠	٠	٠		٠	٠	٠	٠	
	٠	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	
	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	
						٠	٠								٠													
	٠					٠									٠			٠		٠								
	٠					٠	٠		٠	٠	٠			٠	٠					٠	٠	٠	٠		٠	٠		
	٠																											
6.	Wł rea											-			um	ma	rize	e, a	ıs i	f e	xpl	ain	ing	to	a (chil	d)?	Give two
						٠			٠					٠					٠									
	٠	•	٠		٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠		٠	٠	٠	٠		٠	٠	٠	
	٠																											
	٠																											
	٠																										٠	