

يوسف أحمد محمد ابراهيم

Project 2
SPI slave interface

- RTL code :

- top module :

```
1  module SPI_slave_interface(
2      input  wire          MOSI,
3      input  wire          SS_n,
4      input  wire          clk,
5      input  wire          rst_n,
6
7      output wire          MISO
8  );
9
10     wire [9:0] din_rx_data;
11     wire       rx_valid;
12     wire [7:0] tx_data_dout;
13     wire       tx_valid;
14
15     RAM ram(din_rx_data, clk, rst_n, rx_valid,
16               tx_data_dout, tx_valid);
17     slave slave(MOSI, SS_n, clk, rst_n, tx_valid,
18                  tx_data_dout, MISO, rx_valid, din_rx_data);
19
20 endmodule
```

• RTL code :

- slave

```
22 module slave(
23     input    wire      MOSI,
24     input    wire      SS_n,
25     input    wire      clk,
26     input    wire      rst_n,
27     input    wire      tx_valid,
28     input    wire [7:0] tx_data,
29
30     output   reg       MISO,
31     output   reg       rx_valid,
32     output   reg [9:0] rx_data
33 );
34
35     localparam IDLE      = 3'b000;
36     localparam CHK_CMD   = 3'b001;
37     localparam WRITE     = 3'b010;
38     localparam READ_ADD  = 3'b011;
39     localparam READ_DATA = 3'b100;
40
41     reg [2:0]  cs, ns;
42     reg [3:0]  count;
43     reg [9:0]  parallel_data;
44     reg        add_data;
45     reg [7:0]  received_data;
46     reg        send_MISO;
47
```

• RTL code :

- slave

```
48 //output logic
49 always @(posedge clk, negedge rst_n) begin
50     if(~rst_n) begin
51         add_data <= 0;
52         MISO <= 0;
53         rx_valid <= 0;
54         rx_data <= 0;
55         count <= 0;
56         parallel_data <= 0;
57         received_data <= 0;
58         send_MISO <= 0;
59     end
60     else begin
61         case (cs)
62             IDLE: begin
63                 MISO <= 0;
64                 rx_valid <= 0;
65                 rx_data <= 0;
66                 count <= 0;
67                 parallel_data <= 0;
68                 received_data <= 0;
69                 send_MISO <= 0;
70             end
71             WRITE: begin
72                 if(count > 9) begin
73                     rx_data <= parallel_data;
74                     rx_valid <= 1;
75                 end
76                 else begin
77                     parallel_data[9:1] <= parallel_data[8:0];
78                     parallel_data[0] <= MOSI;
79                     count <= count + 1;
80                 end
81             end
82         end
83     end
84 end
```

• RTL code :

- slave

```
82          READ_ADD: begin
83              if(count > 9) begin
84                  rx_data <= parallel_data;
85                  rx_valid <= 1;
86                  add_data <= 1;
87              end
88              else begin
89                  parallel_data[9:1] <= parallel_data[8:0];
90                  parallel_data[0] <= MOSI;
91                  count <= count + 1;
92              end
93          end
94          READ_DATA: begin
95              if (send_MISO && count < 8)
96                  {MISO, received_data} <= {received_data, 1'b0};
97              else if (tx_valid) begin
98                  received_data <= tx_data;
99                  count <= 0;
100                 send_MISO <= 1;
101             end
102             else if(count > 9) begin
103                 rx_data <= parallel_data;
104                 rx_valid <= 1;
105                 add_data <= 0;
106             end
107             else if (count < 10) begin
108                 parallel_data[0] <= MOSI;
109                 parallel_data[9:1] <= parallel_data[8:0];
110                 count <= count + 1;
111             end
112         end
113     endcase
114 end
115 end
```

• RTL code :

- slave

```
116  
117 //next state logic  
118 always @(*) begin  
119     case (cs)  
120         IDLE : begin  
121             if(ss_n)  
122                 ns = IDLE;  
123             else  
124                 ns = CHK_CMD;  
125         end  
126         CHK_CMD : begin  
127             if(ss_n)  
128                 ns = IDLE;  
129             else begin  
130                 if(MOSI)  
131                     if(add_data)  
132                         ns = READ_DATA;  
133                     else  
134                         ns = READ_ADD;  
135                 else  
136                     ns = WRITE;  
137             end  
138         end  
139         WRITE: begin  
140             if (ss_n)  
141                 ns = IDLE;  
142             else  
143                 ns = WRITE;  
144         end  
139  
140  
141  
142  
143  
144
```

139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160
											WRITE: begin if (ss_n) ns = IDLE; else ns = WRITE;										
											READ_ADD: begin if (ss_n) ns = IDLE; else ns = READ_ADD;										
											READ_DATA: begin if (ss_n) ns = IDLE; else ns = READ_DATA;										
											default: ns = IDLE; endcase end										

```
//state memory  
always @(posedge clk, negedge rst_n) begin  
    if(~rst_n)  
        cs <= IDLE;  
    else  
        cs <= ns;  
end
```

• RTL code :

- memory

```
172 module RAM #((
173     parameter MEM_DEPTH = 256,
174     parameter ADDR_SIZE = 8
175 )((
176     input      [9:0]    din,
177     input          clk,
178     input          rst_n,
179     input          rx_valid,
180     output reg [7:0]  dout,
181     output reg          tx_valid
182 );
183     reg [ADDR_SIZE-1:0] mem [MEM_DEPTH-1:0];
184
185     reg [ADDR_SIZE-1:0] write_address;
186     reg [ADDR_SIZE-1:0] read_address;
187
188     always @(posedge clk, negedge rst_n) begin
189         if(~rst_n) begin
190             dout          <= 0;
191             tx_valid      <= 0;
192             write_address <= 0;
193             read_address  <= 0;
194         end
195         else begin
196             tx_valid <= 0;
197             if(rx_valid) begin
198                 case (din[9:8])
199                     2'b00 : write_address <= din[7:0];
200                     2'b01 : mem[write_address] <= din [7:0];
201                     2'b10 : read_address <= din[7:0];
202                     2'b11 : begin
203                         tx_valid <= 1;
204                         dout <= mem[read_address];
205                     end
206                 endcase
207             end
208         end
209     end
210 endmodule
```

• Testbench code:

```
1  module SPI_slave_interface_tb();
2      reg          MOSI;
3      reg          SS_n;
4      reg          clk;
5      reg          rst_n;
6      wire         MISO;
7      reg          MISO_exp;
8
9      reg [9:0]    MOSI_data;
10
11     SPI_slave_interface dut(MOSI, SS_n, clk, rst_n, MISO);
12
13     initial begin
14         clk = 0;
15         forever
16             #1 clk = ~clk;
17     end
18     integer i;
19     initial begin
20         //check rest functionality
21         $readmemb ("mem.dat", dut.ram.mem);
22         rst_n = 0;
23         SS_n = 1;
24         MISO_exp = 0;
25         MOSI = 0;
26         MOSI_data = 0;
27         repeat(5)@ (negedge clk);
28         if (MISO != MISO_exp) begin
29             $display("**** RESET CHECK FAILS! ****");
30         end
31         $display("**** RESET FUNCTION TEST PASS! ****");
32         rst_n = 1;
33         $stop;
```

• Testbench code:

```
35          //check write functionality
36          SS_n = 0;
37          MOSI = 0;
38          @(negedge clk);
39          @(negedge clk);
40          MOSI_data = 10'b0000000011;
41          for (i=0; i<10; i = i+1) begin
42              MOSI = MOSI_data[9 - i];
43              @(negedge clk);
44          end
45          SS_n = 1;
46          @(negedge clk);
47          MOSI = 0;
48          SS_n = 0;
49          @(negedge clk);
50          @(negedge clk);
51          MOSI_data = 10'b0101010101;
52          for(i = 0; i<10; i = i+ 1) begin
53              MOSI = MOSI_data[9 - i];
54              @(negedge clk);
55          end
56          SS_n = 1;
57          @(negedge clk);
58          @(negedge clk);
59          if (dut.ram.mem[3] != 10'b01010101) begin
60              $display("**** WRITE CHECK FAILS! ****");
61              $stop;
62          end
63          $display("**** WRITE CHECK PASS! ****");
64          $stop;
```

• Testbench code:


```
66          //check read functionality
67          SS_n = 0;
68          MOSI = 1;
69          @(negedge clk);
70          @(negedge clk);
71          MOSI_data = 10'b1000000011;
72          for (i=0; i<10; i = i+1) begin
73              MOSI = MOSI_data[9 - i];
74              @(negedge clk);
75          end
76          SS_n = 1;
77          @(negedge clk);
78          MOSI = 1;
79          SS_n = 0;
80          @(negedge clk);
81          @(negedge clk);
82          MOSI_data = 10'b1101010101;
83          for(i = 0; i<10; i = i+1) begin
84              MOSI = MOSI_data[9 - i];
85              @(negedge clk);
86          end
87          @(negedge clk);
88          @(negedge clk);
89          repeat(8) begin
90              @(negedge clk);
91              if(MOSI != MOSI_data[7 - i]) begin
92                  $display ("*** READ TEST FAILS! ***");
93                  $display ("\n*** MOSI = %d, expected: %d ***", MOSI, MOSI_data);
94                  $stop;
95              end
96          end
97          SS_n = 1;
98          @(negedge clk);
99          @(negedge clk);
100         $display("*** READ TEST PASS! ***");
101         $stop;
102     end
103
104    initial begin
105        $monitor("Time=%0t | clk=%b | rst_n=%b | SS_n=%b | MOSI=%b | MISO=%b",
106                 $time, clk, rst_n, SS_n, MOSI, MISO);
107    end
108 endmodule
```

● Do file :

```
1  vlib work
2  vlog SPI.v SPI_tb.v
3  vsim -voptargs=+acc work.SPI_slave_interface_tb
4  add wave -position insertpoint \
5    sim:/SPI_slave_interface_tb/dut/MOSI \
6    sim:/SPI_slave_interface_tb/dut/SS_n \
7    sim:/SPI_slave_interface_tb/dut/clk \
8    sim:/SPI_slave_interface_tb/dut/rst_n \
9    sim:/SPI_slave_interface_tb/dut/MISO \
10   sim:/SPI_slave_interface_tb/dut/din_rx_data \
11   sim:/SPI_slave_interface_tb/dut/rx_valid \
12   sim:/SPI_slave_interface_tb/dut/tx_data_dout \
13   sim:/SPI_slave_interface_tb/dut/tx_valid
14   add wave -position insertpoint \
15   sim:/SPI_slave_interface_tb/dut/ram/MEM_DEPTH \
16   sim:/SPI_slave_interface_tb/dut/ram/ADDR_SIZE \
17   sim:/SPI_slave_interface_tb/dut/ram/din \
18   sim:/SPI_slave_interface_tb/dut/ram/clk \
19   sim:/SPI_slave_interface_tb/dut/ram/rst_n \
20   sim:/SPI_slave_interface_tb/dut/ram/rx_valid \
21   sim:/SPI_slave_interface_tb/dut/ram/dout \
22   sim:/SPI_slave_interface_tb/dut/ram/tx_valid \
23   sim:/SPI_slave_interface_tb/dut/ram/mem \
24   sim:/SPI_slave_interface_tb/dut/ram/write_address \
25   sim:/SPI_slave_interface_tb/dut/ram/read_address
26   add wave -position insertpoint \
27   sim:/SPI_slave_interface_tb/dut/slave/MOSI \
28   sim:/SPI_slave_interface_tb/dut/slave/SS_n \
29   sim:/SPI_slave_interface_tb/dut/slave/clk \
30   sim:/SPI_slave_interface_tb/dut/slave/rst_n \
31   sim:/SPI_slave_interface_tb/dut/slave/tx_valid \
32   sim:/SPI_slave_interface_tb/dut/slave/tx_data \
33   sim:/SPI_slave_interface_tb/dut/slave/MISO \
34   sim:/SPI_slave_interface_tb/dut/slave/rx_valid \
35   sim:/SPI_slave_interface_tb/dut/slave/rx_data \
36   sim:/SPI_slave_interface_tb/dut/slave/cs \
37   sim:/SPI_slave_interface_tb/dut/slave/ns \
38   sim:/SPI_slave_interface_tb/dut/slave/count \
39   sim:/SPI_slave_interface_tb/dut/slave/parallel_data \
40   sim:/SPI_slave_interface_tb/dut/slave/add_data \
41   sim:/SPI_slave_interface_tb/dut/slave/received_data \
42   sim:/SPI_slave_interface_tb/dut/slave/send_MISO
43
44   run -all|
45   #quit -sim
```


• Simulation snippets: (questasim)

- reset function test:



```
# Time=0 | clk=0 | rst_n=0 | SS_n=1 | MOSI=0 | MISO=0
# Time=1 | clk=1 | rst_n=0 | SS_n=1 | MOSI=0 | MISO=0
# Time=2 | clk=0 | rst_n=0 | SS_n=1 | MOSI=0 | MISO=0
# Time=3 | clk=1 | rst_n=0 | SS_n=1 | MOSI=0 | MISO=0
# Time=4 | clk=0 | rst_n=0 | SS_n=1 | MOSI=0 | MISO=0
# Time=5 | clk=1 | rst_n=0 | SS_n=1 | MOSI=0 | MISO=0
# Time=6 | clk=0 | rst_n=0 | SS_n=1 | MOSI=0 | MISO=0
# Time=7 | clk=1 | rst_n=0 | SS_n=1 | MOSI=0 | MISO=0
# Time=8 | clk=0 | rst_n=0 | SS_n=1 | MOSI=0 | MISO=0
# Time=9 | clk=1 | rst_n=0 | SS_n=1 | MOSI=0 | MISO=0
# *** RESET FUNCTION TEST PASS! ***
# ** Note: $stop : SPI_tb.v(33)
#     Time: 10 ns  Iteration: 1  Instance: /SPI_slave_interface_tb
```

○ Write function test:




```

# Time=10 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=11 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=12 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=13 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=14 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=15 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=16 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=17 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=18 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=19 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=20 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=21 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=22 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=23 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=24 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=25 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=26 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=27 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=28 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=29 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=30 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=31 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=32 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=33 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=34 | clk=0 | rst_n=1 | SS_n=1 | MOSI=1 | MISO=0
# Time=35 | clk=1 | rst_n=1 | SS_n=1 | MOSI=1 | MISO=0
# Time=36 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=37 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=38 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=39 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=40 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=41 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=42 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=43 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=44 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=45 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=46 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=47 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=48 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=49 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=50 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=51 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=52 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=53 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=54 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=55 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=56 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=57 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=58 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=59 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=60 | clk=0 | rst_n=1 | SS_n=1 | MOSI=1 | MISO=0
# Time=61 | clk=1 | rst_n=1 | SS_n=1 | MOSI=1 | MISO=0
# Time=62 | clk=0 | rst_n=1 | SS_n=1 | MOSI=1 | MISO=0
# Time=63 | clk=1 | rst_n=1 | SS_n=1 | MOSI=1 | MISO=0
# *** WRITE CHECK PASS! ***
# ** Note: $stop : SPI_tb.v(64)
#   Time: 64 ns Iteration: 1 Instance: /SPI_slave_interface_tb
# Break in Module SPI_slave_interface_tb at SPI_tb.v line 64

```

○ read function test:



```

# Time=64 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=65 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=66 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=67 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=68 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=69 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=70 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=71 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=72 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=73 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=74 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=75 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=76 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=77 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=78 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=79 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=80 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=81 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=82 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=83 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=84 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=85 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=86 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=87 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=88 | clk=0 | rst_n=1 | SS_n=1 | MOSI=1 | MISO=0
# Time=89 | clk=1 | rst_n=1 | SS_n=1 | MOSI=1 | MISO=0
# Time=90 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=91 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=92 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=93 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=94 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=95 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=96 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=97 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=98 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=99 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=100 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=101 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=102 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=103 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=104 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=105 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=106 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=107 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=108 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=109 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=110 | clk=0 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=111 | clk=1 | rst_n=1 | SS_n=0 | MOSI=0 | MISO=0
# Time=112 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=113 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=114 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=115 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=116 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=117 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=118 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=119 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=120 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=121 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=122 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=123 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=1
# Time=124 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=1
# Time=125 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=126 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=127 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=1
# Time=128 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=1
# Time=129 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=130 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=131 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=1
# Time=132 | clk=0 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=1
# Time=133 | clk=1 | rst_n=1 | SS_n=0 | MOSI=1 | MISO=0
# Time=134 | clk=0 | rst_n=1 | SS_n=1 | MOSI=1 | MISO=0
# Time=135 | clk=1 | rst_n=1 | SS_n=1 | MOSI=1 | MISO=1
# Time=136 | clk=0 | rst_n=1 | SS_n=1 | MOSI=1 | MISO=1
# Time=137 | clk=1 | rst_n=1 | SS_n=1 | MOSI=1 | MISO=0

# *** READ TEST PASS! ***
# ** Note: $stop      : SPI_tb.v(101)
#   Time: 138 ns  Iteration: 1 Instance: /SPI_slave_interface_tb
# Break in Module SPI_slave_interface_tb at SPI_tb.v line 101

```

• Constraints file:

```
## Clock signal
set_property -dict { PACKAGE_PIN W5    IOSTANDARD LVCMOS33 } [get_ports clk]
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
```


```
## Switches
set_property -dict { PACKAGE_PIN V17    IOSTANDARD LVCMOS33 } [get_ports {MOSI}]
set_property -dict { PACKAGE_PIN V16    IOSTANDARD LVCMOS33 } [get_ports {SS_n}]
```

```
## LEDs
set_property -dict { PACKAGE_PIN U16    IOSTANDARD LVCMOS33 } [get_ports {MISO}]
```


```
##Buttons
set_property -dict { PACKAGE_PIN U18    IOSTANDARD LVCMOS33 } [get_ports rst_n]
```

- Elaporation stage :

- schematic :




- messages (all stages) :



• Synthesis stage :


- schematic :



- utilization report :

Summary

Resource	Utilization	Available	Utilization %
LUT	851	20800	4.09
FF	2151	41600	5.17
IO	5	106	4.72



• Synthesis stage :

- timing report : (Gray encoding) freq = 100MHz

Design Timing Summary		
Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 2.502 ns	Worst Hold Slack (WHS): 0.140 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 4296	Total Number of Endpoints: 4296	Total Number of Endpoints: 2152


All user specified timing constraints are met.

- synthesis report (to show the encoding type:)

State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	001
READ_DATA	011	100
READ_ADD	010	011
WRITE	111	010


- **Implementation stage**

- device snippet :



- Implementation stage :

- utilization report :



- timing report :

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 2.025 ns	Worst Hold Slack (WHS): 0.109 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 4296	Total Number of Endpoints: 4296	Total Number of Endpoints: 2152

All user specified timing constraints are met.

- **Lint result :**

Severity	Status	Check
		always_signal_assign_large

Note:

changing the encoding type had almost no effect on the timing report, however gray encoding was more effective than one-hot encoding in the utilization report.

this was expected because one-hot encoding uses more resources.