

يوسف أحمد محمد ابراهيم

Project 1
DSP48A1

Circuit_1 :

- RTL code:

```
1  module DSP48A1#(
2      //Parameters :
3      parameter A0_REG      = 0,
4      parameter A1_REG      = 1,
5      parameter B0_REG      = 0,
6      parameter B1_REG      = 1,
7      parameter C_REG       = 1,
8      parameter D_REG       = 1,
9      parameter M_REG       = 1,
10     parameter P_REG       = 1,
11     parameter CIN_REG     = 1,
12     parameter COUT_REG    = 1,
13     parameter OP_REG      = 1,
14     parameter CIN_SEL     = "OPMODE5",
15     parameter B_INPUT     = "DIRECT",
16     parameter RST_TYPE    = "SYNC"
17 )()
```

```
10      parameter RST_TYPE = 0;
11
12  //I/O declarations
13  input  [17:0] A,
14  input  [17:0] B,
15  input  [47:0] C,
16  input  [17:0] D,
17  input          clk,
18  input          CARRYIN,
19  input  [7:0] OPMODE,
20  input  [17:0] BCIN,
21  input          rstA,
22  input          rstB,
23  input          rstC,
24  input          rstD,
25  input          rstP,
26  input          rstM,
27  input          rstCARRY,
28  input          rstOP,
29  input          CEA,
30  input          CEB,
31  input          CEC,
32  input          CED,
33  input          CEM,
34  input          CEP,
35  input          CECIN,
36  input          CEOP,
37  input  [47:0] PCIN,
38  output [17:0] BCOUT,
39  output [47:0] PCOUT,
40  output [47:0] P,
41  output [35:0] M,
42  output          CARRYOUT,
43  output          CARRYOUTF
44
45
46
47
48
49  );
```

```
49  );
50      //internal signals
51      reg [17:0] A0, A1;
52      reg [17:0] B0, B1;
53      reg [47:0] C0;
54      reg [17:0] D0;
55      reg [35:0] M0;
56      reg [47:0] P0;
57      reg          CY0;
58      reg          CYI;
59      reg [7:0]   OP0;
60
61      wire        carryIN_cascade;
62      wire        carryOUT_cascade;
63      wire        CIN;
64      wire        COUT;
65      wire [35:0] multiplier_out;
66      wire [17:0] pre_adder_out;
67      wire [17:0] pre_adder_Din;
68      wire [17:0] pre_adder_Bin;
69      wire [17:0] A1_source;
70      wire [17:0] mult_Ain;
71      wire [17:0] mult_Bin;
72      wire [17:0] B1_source;
73      wire [47:0] C_port;
74      wire [48:0] post_adder_out;
75      wire [7:0]  OP;
76      wire [17:0] B_used;
77      wire [47:0] X, Z;
78
```

```
//sequential operations
always @(posedge clk) begin
    if (rstA) begin
        A0 <= 0;
        A1 <= 0;
    end
    else if (CEA) begin
        A0 <= A;
        A1 <= A0;
    end
    if (rstB) begin
        B0 <= 0;
        B1 <= 0;
    end
    else if(CEB) begin
        B0 <= B_used;
        B1 <= B1_source;
    end
```

```
if (rstC)
    C0 <= 0;
else if(CEC)
    C0 <= C;

if (rstD)
    D0 <= 0;
else if(CED)
    D0 <= D;

if (rstCARRY) begin
    CY0 <= 0;
    CYI <= 0;
end
else if(CECIN)begin
    CYI <= carryIN_cascade;
    CY0 <= COUT;
end
```

```
if (rstM)
    M0 <= 0;
else if(CEM)
    M0 <= multiplier_out;

if (rstP)
    P0 <= 0;
else if (CEP)
    P0 <= post_adder_out[47:0];

if (rstOP)
    OP0 <= 0;
else if (CEOP)
    OP0 <= OPMODE;
end
```

```

// *** PIPELINE STAGES ***

//first
assign pre_adder_Din = (D_REG) ? D0 : D;
assign pre_adder_Bin = (B0_REG) ? B0 : B_used;
assign A1_source      = (A0_REG) ? A0 : A;
assign C_port         = (C_REG) ? C0 : C;

//second
assign mult_Ain       = (A1_REG) ? A1 : A1_source;
assign mult_Bin       = (A1_REG) ? B1 : B1_source;

//third
assign M = (M_REG) ? M0 : multiplier_out;
assign CIN            = (CIN_REG) ? CYI : carryIN_cascade;

//forth
assign P = (P_REG) ? P0 : post_adder_out[47:0];
assign CARRYOUT       = (COUT_REG) ? CYO : COUT;

```

```

// *** Logic ***
assign OP = (OP_REG) ? OP0 : OPMODE;

assign B_used = (B_INPUT == "DIRECT") ? B :
              (B_INPUT == "CASCADE") ? BCIN :
              0;

assign pre_adder_out = (OP[6]) ? (pre_adder_Din - pre_adder_Bin) :
                        (pre_adder_Din + pre_adder_Bin);

assign B1_source = (OP[4]) ? pre_adder_out : pre_adder_Bin;

assign carryIN_cascade = (CIN_SEL == "OPMODE5") ? OP[5] :
                        (CIN_SEL == "CARRYIN") ? CARRYIN :
                        0;

assign X = (OP[1:0] == 2'd1) ? {{12{1'b0}}, M} :
           (OP[1:0] == 2'd2) ? P :
           (OP[1:0] == 2'd3) ? {pre_adder_Din[11:0], mult_Ain[17:0], mult_Bin[17:0]} : {48{1'b0}};

assign Z = (OP[3:2] == 2'd1) ? PCIN :
           (OP[3:2] == 2'd2) ? P :
           (OP[3:2] == 2'd3) ? C_port :
           {48{1'b0}};

assign multiplier_out = mult_Ain * mult_Bin;

assign post_adder_out = (OP[7]) ? (Z - X - CIN) : (X + Z + CIN);

assign PCOUT = P;

assign BCOUT = (B1_REG)? B1 : B1_source;

assign COUT = post_adder_out[48];

assign CARRYOUTF = CARRYOUT;

endmodule

```

• Testbench

```
1 module DSP48A1_tb();
2     //stimulus declaration and module instantiation
3     reg [17:0] A;
4     reg [17:0] B;
5     reg [47:0] C;
6     reg [17:0] D;
7     reg         clk;
8     reg         CARRYIN;
9     reg [7:0]  OPMODE;
10    reg [17:0] BCIN;
11    reg         rstA;
12    reg         rstB;
13    reg         rstC;
14    reg         rstD;
15    reg         rstP;
16    reg         rstM;
17    reg         rstCARRY;
18    reg         rstOP;
19    reg         CEA;
20    reg         CEB;
21    reg         CEC;
22    reg         CED;
23    reg         CEM;
24    reg         CEP;
25    reg         CECIN;
26    reg         CEOP;
27    reg [47:0] PCIN;
28    reg [17:0] BCOUT_exp;
29    reg [47:0] PCOUT_exp;
30    reg [47:0] P_exp;
31    reg [35:0] M_exp;
32    reg CARRYOUT_exp;
33    reg CARRYOUTF_exp;
34
35    wire [17:0] BCOUT;
36    wire [47:0] PCOUT;
37    wire [47:0] P;
38    wire [35:0] M;
39    wire         CARRYOUT;
40    wire         CARRYOUTF;
41
42    DSP48A1 dut (A, B, C, D, clk, CARRYIN, OPMODE, BCIN,
43                  rstA, rstB, rstC, rstD, rstP, rstM,
44                  rstCARRY, rstOP, CEA, CEB, CEC, CED,
45                  CEM, CEP, CECIN, CEOP, PCIN, BCOUT, PCOUT,
46                  P, M, CARRYOUT, CARRYOUTF);
```

```

48    initial begin
49        clk = 0;
50    forever
51        #1 clk = ~clk;
52    end
53
54    initial begin
55        //check reset functionality
56        rstA = 1;
57        rstB = 1;
58        rstC = 1;
59        rstD = 1;
60        rstP = 1;
61        rstM = 1;
62        rstCARRY = 1;
63        rstOP = 1;
64
65        A = $random;
66        B = $random;
67        C = $random;
68        D = $random;
69        CARRYIN = $random;
70        OPMODE = $random;
71        BCIN = $random;
72        CEA = $random;
73        CEB = $random;
74        CEC = $random;
75        CED = $random;
76        CEM = $random;
77        CEP = $random;
78        CECIN = $random;
79        CEOP = $random;
80        CEA = $random;
81        CEB = $random;
82        CEC = $random;
83        CED = $random;
84        CEM = $random;
85        CEP = $random;
86        CECIN = $random;
87        CEOP = $random;
88        PCIN = $random;
89        BCOUT_exp = 0;
90        PCOUT_exp = 0;
91        P_exp = 0;
92        M_exp = 0;
93        CARRYOUT_exp = 0;
94        CARRYOUTF_exp = 0;
95        repeat(5) @(negedge clk);

```

```

        if(BCOUT_exp != BCOUT) begin
            $display("**** BCOUT RESET ERROR ****");
            $stop;
        end
        if(PCOUT_exp != PCOUT) begin
            $display("**** PCOUT RESET ERROR ****");
            $stop;
        end
        if(P_exp != P) begin
            $display("**** P RESET ERROR ****");
            $stop;
        end
        if(M_exp != M) begin
            $display("**** M RESET ERROR ****");
            $stop;
        end
        if(CARRYOUT_exp != wire CARRYOUT) begin
            $display("**** CARRYOUT RESET ERROR ****");
            $stop;
        end
        if(CARRYOUTF_exp != CARRYOUTF) begin
            $display("**** CARRYOUTF RESET ERROR ****");
            $stop;
        end
        $display("**** Reset function works correctly! ****");
        $stop;
    end

```

```

rstA = 0;
rstB = 0;
rstC = 0;
rstD = 0;
rstP = 0;
rstM = 0;
rstCARRY = 0;
rstOP = 0;

CEA = 1;
CEB = 1;
CEC = 1;
CED = 1;
CEM = 1;
CEP = 1;
CECIN = 1;
CEOP = 1;

//check dsp path 1
OPMODE = 8'b11011101;
A = 20;
B = 10;
C = 350;
D = 25;
BCIN = $random;
PCIN = $random;
CARRYIN = $random;
BCOUT_exp = 'hf;
M_exp = 'h12c;
P_exp = 'h32;
PCOUT_exp = P_exp;
CARRYOUT_exp = 0;
CARRYOUTF_exp = CARRYOUT_exp;
repeat(4) @(negedge clk);
$display("Result = %d", result);

```

```

if(BCOUT != BCOUT_exp) begin
    $display("**** ERROR in BCOUT ****");
    $stop;
end
if(M != M_exp) begin
    $display("**** ERROR in M ****");
    $stop;
end
if(P != P) begin
    $display("**** ERROR in P ****");
    $stop;
end
if(PCOUT != PCOUT) begin
    $display("**** ERROR in PCOUT ****");
    $stop;
end
if(CARRYOUT != CARRYOUT_exp) begin
    $display("**** ERROR in CARRYOUT ****");
    $stop;
end
if(CARRYOUTF != CARRYOUTF_exp) begin
    $display("**** ERROR in CARRYOUTF ****");
    $stop;
end
$display("**** Path 1 works correctly! ****");
$stop;

```

```
//check dsp path 2
OPMODE = 8'b00010000;
BCOUT_exp = 'h23;
M_exp = 'h2bc;
P_exp = 0;
PCOUT_exp = P_exp;
CARRYOUT_exp = CARRYOUT_exp;
repeat(3) @(negedge clk);
if(BCOUT != BCOUT_exp) begin
    $display("**** ERROR in BCOUT ****");
    $stop;
end
if(M != M_exp) begin
    $display("**** ERROR in M ****");
    $stop;
end
if(P != P) begin
    $display("**** ERROR in P ****");
    $stop;
end
if(PCOUT != PCOUT) begin
    $display("**** ERROR in PCOUT ****");
    $stop;
end
if(CARRYOUT != CARRYOUT_exp) begin
    $display("**** ERROR in CARRYOUT ****");
    $stop;
end
if(CARRYOUTF != CARRYOUTF_exp) begin
    $display("**** ERROR in CARRYOUTF ****");
    $stop;
end
$display("**** Path 2 works correctly! ****");
$stop;
```

```
//check dsp path 3
OPMODE = 8'b000001010;
BCOUT_exp = 'ha;
M_exp = 'hc8;
P_exp = 0;
repeat(10) @(posedge clk);
    reg CARRYOUTF_exp;
    CARRYOUTF_exp = CARRYOUT_exp;
    repeat(3) @(negedge clk);
        if(BCOUT != BCOUT_exp) begin
            $display("**** ERROR in BCOUT ****");
            $stop;
        end
        if(M != M_exp) begin
            $display("**** ERROR in M ****");
            $stop;
        end
        if(P != P_exp) begin
            $display("**** ERROR in P ****");
            $stop;
        end
        if(PCOUT != PCOUT) begin
            $display("**** ERROR in PCOUT ****");
            $stop;
        end
        if(CARRYOUT != CARRYOUT_exp) begin
            $display("**** ERROR in CARRYOUT ****");
            $stop;
        end
        if(CARRYOUTF != CARRYOUTF_exp) begin
            $display("**** ERROR in CARRYOUTF ****");
            $stop;
        end
    $display("**** Path 3 works correctly! ****");
    $stop;
```

```
//check dsp path 4
OPMODE = 8'b10100111;
A = 5;
B = 6;
PCIN = 3000;
BCOUT_exp = 'h6;
M_exp = 'h1e;
P_exp = 'hfe6ffffec0bb1;
PCOUT_exp = P_exp;
CARRYOUT_exp = 1;
CARRYOUTF_exp = CARRYOUT_exp;
repeat(3) @(negedge clk);
if(BCOUT != BCOUT_exp) begin
    $display("**** ERROR in BCOUT ****");
    $stop;
end
if(M != M_exp) begin
    $display("**** ERROR in M ****");
    $stop;
end
if(P != P_exp) begin
    $display("**** ERROR in P ****");
    $stop;
end
if(PCOUT != PCOUT_exp) begin
    $display("**** ERROR in PCOUT ****");
    $stop;
end
if(CARRYOUT != CARRYOUT_exp) begin
    $display("**** ERROR in CARRYOUT ****");
    $stop;
end
if(CARRYOUTF != CARRYOUTF_exp) begin
    $display("**** ERROR in CARRYOUTF ****");
    $stop;
end
$display("**** Path 4 works correctly! ****");
$stop;
end
endmodule
```

- Do file :


```

1  vlib work
2  vlog DSP48A1.v DSP48A1_tb.v
3  vsim -voptargs+=acc work.DSP48A1_tb
4  add wave *
5
6  run -all
7
8  #quit -sim
9

```

- Questasim snippets :

- Reset check :




```

# *** Reset function works correctly! ***
# ** Note: $stop      : DSP48A1_tb.v(121)
#      Time: 10 ns  Iteration: 1  Instance: /DSP48A1_tb

```

2.2. Verify DSP Path 1


- This test path as shown in figure 1 evaluates the pre-subtractor, allowing it to propagate and post-subtractor stages by enabling the multiplier output to route through Mux X and the C-port through Mux Z, corresponding to OPMODE = 8'b11011101.



```
# *** Path 1 works correctly! ***
# ** Note: $stop : DSP48A1_tb.v(182)
#      Time: 18 ns  Iteration: 1  Instance: /DSP48A1_tb
```

2.3. Verify DSP Path 2


- This test path evaluates the pre-addition allowing it to propagate and post-addition stages by enabling the zeros to route through Mux X and Mux Z, corresponding to OPMODE = 8'b000010000.



```
# *** Path 2 works correctly! ***
# ** Note: $stop      : DSP48A1_tb.v(218)
#   Time: 24 ns  Iteration: 1  Instance: /DSP48A1_tb
```

2.4. Verify DSP Path 3


- This test path has no pre-addition/subtractor (doesn't allow it to propagate) and allows post-addition stages by enabling the P feedback to route through Mux X and Mux Z, corresponding to OPMODE = 8'b00001010.



```
# *** Path 3 works correctly! ***
# ** Note: $stop      : DSP48A1_tb.v(254)
#      Time: 30 ns  Iteration: 1  Instance: /DSP48A1_tb
```

2.5. Verify DSP Path 4

- This test path has no pre-addition/subtractor (doesn't allow it to propagate) and allows post-subtractor stages by enabling D:A:B Concatenated to route through Mux X and PCIN to Mux Z, corresponding to OPMODE = 8'b10100111.




```
# *** Path 3 works correctly! ***
# ** Note: $stop      : DSP48A1_tb.v(254)
#      Time: 30 ns  Iteration: 1  Instance: /DSP48A1_tb
```

- **Constraints file :** (Timing constraints only are set)


```
## Clock signal
set_property -dict { PACKAGE_PIN W5    IO_STANDARD LVCMS33 } [get_ports clk]
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
```

- Elaporation stage :

- messages :




- RTL schematic :




- **Synthesis stage :**

- messages :




- technology schematic :



- Synthesis stage :

- utilization report :

Resource	Utilization	Available	Utilization %
LUT	227	133800	0.17
FF	197	267600	0.07
DSP	1	740	0.14
IO	327	500	65.40



- timing report :


Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.547 ns	Worst Hold Slack (WHS): 0.147 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 123	Total Number of Endpoints: 123	Total Number of Endpoints: 180


All user specified timing constraints are met.

- Implementation stage :

- messages :




- technology schematic :



- Implementation stage :

- utilization report :

Resource	Utilization	Available	Utilization %
LUT	227	133800	0.17
FF	197	267600	0.07
DSP	1	740	0.14
IO	327	500	65.40



- timing report :

Design Timing Summary					
Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	3.462 ns	Worst Hold Slack (WHS):	0.129 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	142	Total Number of Endpoints:	142	Total Number of Endpoints:	199

All user specified timing constraints are met.

- **Lint result :**

Severity	Status	Check
+...	?	condition_const
+... M	?	condition_const
+...	?	always_signal_assign_large