

يوسف أحمد محمد ابراهيم

Assignment 2

Circuit_1:

- ALU module:

```
1  module circuit_1#(parameter N = 4, parameter op = 0)
2      (input [N-1:0] a, b,
3       output [N:0]out);
4
5  assign out = (op == 1) ? (a | b):
6          (op == 2) ? (a - b):
7          (op == 3) ? (a ^ b):
8          (a + b);
9 endmodule
```

- Testbench1:

```
1  module circuit_1tb1();
2     parameter N = 4;
3     reg [N-1:0]a_tb, b_tb, y_expected;
4     wire [N-1:0]y_dut;
5
6     circuit_1 #(.(op(0)) dut(a_tb, b_tb, y_dut);
7     initial begin
8         repeat(100) begin
9             a_tb = $random;
10            b_tb = $random;
11            y_expected = a_tb + b_tb;
12            #10;
13            if(y_dut != y_expected) begin
14                $display("Error, a = %d, b = %d, expected value: %d, actual output: %d", a_tb, b_tb, y_expected, y_dut);
15                $stop;
16            end
17        end
18    end
19 endmodule
```

- Output1 (100ns)

+ /circuit_1tb1/a_tb	4'h7	4	9	d	5	1	6	d	9	5	
+ /circuit_1tb1/b_tb	4'h1	1	3	d	2	d		c	6	a	7
+ /circuit_1tb1/y_exp...	4'h8	5	c	a	7	e	3	9	f		c
+ /circuit_1tb1/y_dut	4'h8	5	c	a	7	e	3	9	f		c

- **Testbench2:**

```
21 module circuit_1tb2();
22     parameter N = 4;
23     reg [N-1:0]a_tb, b_tb, y_expected;
24     wire [N-1:0]y_dut;
25
26     circuit_1 #(.(op(1)) dut(a_tb, b_tb, y_dut);
27     initial begin
28         repeat(100) begin
29             a_tb = $random;
30             b_tb = $random;
31             y_expected = a_tb | b_tb;
32             #10;
33             if(y_dut != y_expected) begin
34                 $display("Error, a = %d, b = %d, expected value: %d, actual output: %d" ,a_tb, b_tb, y_expected, y_dut);
35                 $stop;
36             end
37         end
38     end
39 endmodule
```

- Output2(100ns)

- **Testbench3:**


```
41 module circuit_1tb();
42     parameter N = 4;
43     reg [N-1:0]a_tb, b_tb, y_expected;
44     wire [N-1:0]y_dut;
45
46     circuit_1 #(.(op(2)) dut(a_tb, b_tb, y_dut);
47     initial begin
48         repeat(100) begin
49             a_tb = $random;
50             b_tb = $random;
51             y_expected = a_tb - b_tb;
52             #10;
53             if(y_dut != y_expected) begin
54                 $display("Error, a = %d, b = %d, expected value: %d, actual output: %d" ,a_tb, b_tb, y_expected, y_dut);
55                 $stop;
56             end
57         end
58     end
59 endmodule
```

- **Output3 (100ns)**

- **Testbench4:**

```
61  module circuit_1tb4();
62      parameter N = 4;
63      reg [N-1:0]a_tb, b_tb, y_expected;
64      wire [N-1:0]y_dut;
65
66      circuit_1 #(.(op(3)) dut(a_tb, b_tb, y_dut);
67  initial begin
68      repeat(100) begin
69          a_tb = $random;
70          b_tb = $random;
71          y_expected = a_tb ^ b_tb;
72          #10;
73          if(y_dut != y_expected) begin
74              $display("Error, a = %d, b = %d, expected value: %d, actual output: %d", a_tb, b_tb, y_expected, y_dut);
75              $stop;
76          end
77      end
78  end
79 endmodule
```

- **Output4(100ns)**




Circuit_2:

- code

```
1 module circuit_2#(parameter N = 4, parameter op = 0)
2     (input [N-1:0] a, b,
3      input clk, rst,
4      output [N:0]out);
5
6     always @(posedge clk, posedge rst) begin
7         if (rst)
8             out = 0;
9         else begin
10             case (op)
11                 2'b1 : out = a | b;
12                 2'b2 : out = a - b;
13                 2'b3 : out = a ^ b;
14                 default : out = a + b;
15             endcase
16         end
17     end
18 endmodule
```

- schematic:




Circuit_3:

- code

```
1  module circuit_3(input d, g, clr, output q);
2  always @(*) begin
3      if(~clr)
4          q = 0;
5      else if(g)
6          q = d;
7  end
8  endmodule
```

- output:




Circuit_4:

- code

```
1 module circuit_4#(parameter N = 4)
2     (input [N-1:0]d,
3      input aclr, aset, g,
4      output [N-1:0]q);
5
6     always @(*) begin
7         if(aclr)
8             q = 0;
9         else if(aset)
10            q = 1;
11        else if(g)
12            q = d;
13    end
14 endmodule
```

- output:



Circuit_5a:

- code

```
module circuit_5a(input t, rstn, clk, output reg q, q_bar);
    always @(posedge clk) begin
        if (~rstn)
            q <= 0;
        else if(t)
            q <= ~q;
    end
    assign q_bar = ~q;
endmodule
```

Circuit_5b:

- code

```
module circuit_5b(input d, rstn, clk, output reg q, q_bar);
    always @(posedge clk) begin
        if (~rstn)
            q <= 0;
        else
            q <= d;
    end
    assign q_bar = ~q;
endmodule
```

Circuit_5c:

- code

```
21 module circuit_5c#(parameter FF_TYPE = "DFF")
22     (input d, clk, rstn,
23      output reg q, q_bar);
24     always @(posedge clk) begin
25         if (~rstn)
26             q <= 0;
27         else if (FF_TYPE == "TFF")
28             if(d)
29                 q <= ~ q;
30             else
31                 q <= d;
32
33         end
34         assign q_bar = ~q;
35     endmodule
```