


يوسف أحمد محمد ابراهيم

Assignment 3


Extra

1:


① reg-blocking 1



② reg-non-blocking 1




③ Reg-blocking 2



1:


④ reg-Nonblocking2:




⑤ reg-blocking3: & ⑥ reg-nonblocking3:
same previous circuit.

2:

① Comb-blocking1:




② Comb-nonblocking1:




2:


③ Comb-blocking₂:



④ Comb-nonblocking₂:



⑤ Comb-nonblocking₃:




Circuit_2:

```
1 module counter(input clk, setn, output reg [3:0]out);
2
3     always @ (posedge clk, negedge setn) begin
4
5         if(~setn)
6             out <= 4'b0001;
7
8         else begin
9             out <= out - 1;
10        end
11    end
12 endmodule
```

- testbench:

```
1 module counter_tb();
2
3     reg clk, setn;
4     wire [3:0]out_dut;
5     counter dut(clk, setn, out_dut);
6     initial begin
7         clk = 0;
8         forever begin
9             #1 clk = ~clk;
10        end
11    end
12    initial begin
13        setn = 0;
14        @(negedge clk);
15        setn = 1;
16        repeat(16)
17            @(negedge clk);
18        $stop;
19    end
20
21 endmodule
```


- output:



- **lint result:**

Severity	Status	Check
Info	?	assigns_mixed
Info	?	assigns_mixed_in_always_...
Info	?	multi_ports_in_single_line

- **schematic:**



- *it was not applicable for my code to use the ripple ff as a golden reference as it was using reset signal and it was difficult to make both of them have same value at same conditions of control signals.*


Circuit_3:

```
1 module counter_modified(input clk, setn,
2                         output reg [3:0]out,
3                         output reg div_2, div_4);
4
5     always @(posedge clk, negedge setn) begin
6
7         if(~setn) begin
8             out <= 4'b0001;
9             div_2 <= 1;
10            div_4 <= 1;
11        end
12
13        else begin
14            out <= out + 1;
15            div_2 = ~div_2;
16            if(div_2 == 1)
17                div_4 <= ~div_4;
18        end
19    end
20 endmodule
```

- **lint result:**

Severity	Status	Check
Info	?	assigns_mixed
Info	?	assigns_mixed_in_always_...
Info M	?	multi_ports_in_single_line


- schematic:



- **testbench:**

```
1 module counter_modified_tb();
2     reg clk, setn;
3     wire [3:0] out_dut;
4     wire div_2, div_4;
5
6     counter_modified dut(clk, setn, out_dut, div_2, div_4);
7
8     initial begin
9         clk = 0;
10        forever
11            #1 clk = ~clk;
12        end
13
14    initial begin
15        setn = 0;
16        @(negedge clk);
17        setn = 1;
18
19        repeat(16)
20            @(negedge clk);
21
22        $stop;
23    end
24 endmodule
```

- **output:**




Circuit_4:

```
1 module gray_counter (input clk, rst,
2 | | | | | output reg[1:0]gray_out);
3 | | | | reg [1:0]binary_count;
4 |
5 | always @(posedge clk, posedge rst) begin
6 | | if(rst)
7 | | | binary_count <= 0;
8 | | else begin
9 | | | binary_count <= binary_count + 1;
10 | | | gray_out <= {binary_count[1], (^binary_count)};
11 | | end
12 | end
13 endmodule
```

- **testbench**

```
1 module gray_counter_tb();
2     reg clk, rst;
3     wire [1:0]gray_out_dut;
4
5     gray_counter dut(clk, rst, gray_out_dut);
6     initial begin
7         clk = 0;
8         forever
9             #1 clk = ~clk;
10    end
11
12    initial begin
13        rst = 1;
14        @(negedge clk);
15        rst = 0;
16        repeat(10)
17            @(negedge clk);
18        $stop;
19    end
20 endmodule
```

- **output:**



- **lint result:**

Severity	Status	Check
+... [] i []	[] ?	async_reset_active_high
+... [] i []	[] ?	multi_ports_in_single_line

- **schematic:**

