

يوسف أحمد محمد ابراهيم

Assignment 4
Extra

Module 1 :


- RTL code :

```
1  module mod1_LFSR(input clk, rst, set, output [3:0]out);
2
3      reg q1, q2, q3, q4;
4      always @(posedge clk, posedge set, posedge rst) begin
5          if (rst && set) begin
6              q1 <= 1;
7              q2 <= 0;
8              q3 <= 0;
9              q4 <= 0;
10         end
11         else begin
12             q1 <= q4;
13             q2 <= q1 ^ q4;
14             q3 <= q2;
15             q4 <= q3;
16         end
17     end
18     assign out = {q4, q3, q2, q1};
19 endmodule
```

● testbench code :

```
ssignments > 4_extra > @ 1_tb.v > mod1_LFSR_tb
 1  module mod1_LFSR_tb();
 2      reg clk, rst, set;
 3      reg [3:0]out_exp_sequence[14:0];
 4      wire [3:0]out_dut;
 5
 6      mod1_LFSR dut(clk, rst, set, out_dut);
 7
 8      initial begin
 9          clk = 0;
10          forever
11              #1 clk = ~clk;
12      end
13
14      integer i = 0;
15      initial begin
16          rst = 1;
17          set = 1;
18          out_exp_sequence[0] = 4'b0001;
19          out_exp_sequence[1] = 4'b0010;
20          out_exp_sequence[2] = 4'b0100;
21          out_exp_sequence[3] = 4'b1000;
22          out_exp_sequence[4] = 4'b0011;
23          out_exp_sequence[5] = 4'b0110;
24          out_exp_sequence[6] = 4'b1100;
25          out_exp_sequence[7] = 4'b1011;
26          out_exp_sequence[8] = 4'b0101;
27          out_exp_sequence[9] = 4'b1010;
28          out_exp_sequence[10] = 4'b0111;
29          out_exp_sequence[11] = 4'b1110;
30          out_exp_sequence[12] = 4'b1111;
31          out_exp_sequence[13] = 4'b1101;
32          out_exp_sequence[14] = 4'b1001;
33          out_exp_sequence[15] = 4'b0001;
34          @(negedge clk);
35          rst = 0;
36          set = 0;
37          for (i = 0; i < 15; i = i + 1) begin
38              if(out_dut != out_exp_sequence[i]) begin
39                  $display("ERROR i = %d dut = %d and exp = %d", i, out_dut, out_exp_sequence[i]);
40              end
41              @(negedge clk);
42          end
43          $stop;
44      end
45  endmodule
```

- waveforms (questasim)



Module 2 :


- RTL code :

```
1  module mod2_param_adder #(  
2      parameter WIDTH = 4,  
3      parameter PIPELINE_ENABLE = 1,  
4      parameter USE_FULL_ADDER = 1  
5  )(  
6      input  wire clk, rst, cin,  
7      input  wire [WIDTH-1:0] a, b,  
8      output wire [WIDTH-1:0] sum,  
9      output wire cout  
10 );  
11  
12     wire [WIDTH:0] comb_res;  
13     wire effective_cin = (USE_FULL_ADDER) ? cin : 1'b0;  
14  
15     assign comb_res = a + b + effective_cin;  
16  
17     generate  
18         if (PIPELINE_ENABLE) begin  
19             reg [WIDTH-1:0] sum_reg;  
20             reg cout_reg;  
21             always @(posedge clk) begin  
22                 if (rst) begin  
23                     sum_reg <= {WIDTH{1'b0}};  
24                     cout_reg <= 1'b0;  
25                 end else begin  
26                     sum_reg <= comb_res[WIDTH-1:0];  
27                     cout_reg <= comb_res[WIDTH];  
28                 end  
29             end  
30             assign sum = sum_reg;  
31             assign cout = cout_reg;  
32         end else begin  
33             assign sum = comb_res[WIDTH-1:0];  
34             assign cout = comb_res[WIDTH];  
35         end  
36     endgenerate  
37  
38 endmodule
```

• testbench code :

```
1  module param_adder_tb;
2      reg          clk, rst;
3      reg [3:0]   a, b;
4      reg          cin;
5      wire [3:0]  sum;
6      reg [3:0]   exp_s;
7      wire          cout;
8      reg          exp_c;
9
10     mod2_param_adder dut(clk, rst, cin, a, b, sum, cout);
11
12     initial begin
13         clk = 0;
14         forever
15             #1 clk = ~clk;
16     end
17
18     initial begin
19         rst = 1;
20         @(negedge clk);
21         rst = 0;
22         repeat (20) begin
23             a = $random;
24             b = $random;
25             cin = $random;
26             @(negedge clk);
27
28             {exp_c, exp_s} = a + b + cin;
29             if ({cout, sum} != {exp_c, exp_s}) begin
30                 $display("ERROR");
31                 $stop;
32             end
33         end
34     end
35 endmodule
```

- waveforms (questasim)



Module 3 :

- RTL code :

```
1  module mod3_shift_register #(  
2      parameter SHIFT_DIRECTION = "LEFT",  
3      parameter SHIFT_AMOUNT    = 1  
4  )(  
5      input  wire          clk,  
6      input  wire          rst,  
7      input  wire          load,  
8      input  wire [7:0]    load_value,  
9      output reg [7:0]    PO  
10 );  
11  always @ (posedge clk or posedge rst) begin  
12      if (rst) begin  
13          PO <= 8'b0;  
14      end else if (load) begin  
15          PO <= load_value;  
16      end else begin  
17          if (SHIFT_DIRECTION == "LEFT") begin  
18              PO <= PO << SHIFT_AMOUNT;  
19          end else begin  
20              PO <= PO >> SHIFT_AMOUNT;  
21          end  
22      end  
23  end  
24 endmodule  
25
```

• testbench code :

```
assignments > 4_extra > 5_tbv > mod3_shift_register_tb
1
2 module mod3_shift_register_tb;
3   reg      clk, rst, load;
4   reg [7:0] load_value;
5   wire [7:0] P0;
6
7   shift_register #(SHIFT_DIRECTION("LEFT"), SHIFT_AMOUNT(3)) dut (
8     .clk(clk), .rst(rst), .load(load), .load_value(load_value), .P0(P0)
9   );
10
11  initial begin
12    clk = 0;
13    forever
14      #1 clk = ~clk;
15  end
16
17  initial begin
18    rst = 1;
19    load = 0;
20    load_value = 8'hAA;
21    @(negedge clk);
22    rst = 0;
23    load = 1;
24    @(negedge clk);
25    load = 0;
26    repeat (4) begin
27      @(negedge clk);
28      $display("P0 = %b", P0);
29    end
30    $stop;
31  end
32 endmodule
```

• waveforms (questasim)

