

يوسف أحمد محمد ابراهيم

Assignment 3

Circuit_1 :

- testbench:

```
1 module circuit1_tb();
2
3     reg pre, clk, d, e;
4     wire q_dut;
5
6     circuit_1 dut(pre, d, e, clk, q_dut);
7
8     initial begin
9         clk = 0;
10        forever
11            #1 clk = ~clk;
12        end
13
14    initial begin
15        pre = 0;
16        e = 0;
17        @(negedge clk);
18        pre = 1;
19
20        repeat(10) begin
21            d = $random;
22            e = $random;
23            @(negedge clk);
24        end
25
26        $stop;
27    end
28
29 endmodule
```

- output:



- do file:

```
1 vlib work
2 vlog 1.v 1_tb.v
3 vsim -voptargs+=acc work.circuit1_tb
4 add wave *
5
6 run -all
7
8 #quit -sim
```

- **lint result:**


Severity	Status	Check
<input type="checkbox"/>	<input type="checkbox"/>  <input type="checkbox"/>	 multi_ports_in_single_line

Circuit_2:

- testbench1:

```
1 module circuit5_tb1 ();
2   reg d_tb, clk_tb, rstn_tb;
3   wire q_dut, q_bar_dut, q_expected, q_bar_expected;
4
5   circuit_5c #("DFF") dut(d_tb, clk_tb, rstn_tb, q_dut, q_bar_dut);
6   circuit_5b expected(d_tb, clk_tb, rstn_tb, q_expected, q_bar_expected);
7
8   initial begin
9     clk_tb = 0;
10    forever
11      #1 clk_tb = ~clk_tb;
12    end
13
14   initial begin
15     rstn_tb = 0;
16     d_tb = 0;
17     @(negedge clk_tb);
18     rstn_tb = 1;
19
20     repeat(10) begin
21       d_tb = $random;
22       @(negedge clk_tb);
23       if (q_dut != q_expected || q_bar_dut != q_bar_expected) begin
24         $display("Error! expected: %d, dut: %d", q_expected, q_dut);
25         $stop;
26       end
27     end
28     $stop;
29   end
30 endmodule
```


- output:



- testbench2:

```
33 module circuit5_tb2 ();
34     reg d_tb, clk_tb, rstn_tb;
35     wire q_dut, q_bar_dut, q_expected, q_bar_expected;
36
37     circuit_5c #("TFF") dut(d_tb, clk_tb, rstn_tb, q_dut, q_bar_dut);
38     circuit_5a expected(d_tb, clk_tb, rstn_tb, q_expected, q_bar_expected);
39
40     initial begin
41         clk_tb = 0;
42         forever
43             #1 clk_tb = ~clk_tb;
44     end
45
46     initial begin
47         rstn_tb = 0;
48         d_tb = 0;
49         @(negedge clk_tb);
50         rstn_tb = 1;
51
52         repeat(10) begin
53             d_tb = $random;
54             @(negedge clk_tb);
55             if (q_dut != q_expected || q_bar_dut != q_bar_expected) begin
56                 $display("Error! expected: %d, dut: %d", q_expected, q_dut);
57                 $stop;
58             end
59         end
60         $stop;
61     end
62 endmodule
```

- output:



- **lint result**

Severity	Status	Check
... <input type="checkbox"/>	i	multi_ports_in_single_line


Circuit_3:

```
1 module circuit_3 (input clk, rst, output reg clk_div10_out);
2     reg [3:0]count;
3     always @(posedge clk, posedge rst) begin
4         if (rst) begin
5             count <= 4'b0000;
6             clk_div10_out <= 4'b0000;
7         end
8         else begin
9             if (count == 4'b1001) begin
10                count <= 4'b0000;
11                clk_div10_out <= ~clk_div10_out;
12            end
13            else begin
14                count <= count + 1;
15                if (count == 4'b0101)
16                    clk_div10_out <= ~clk_div10_out;
17            end
18        end
19    end
20 endmodule
```

- lint result:

Severity	Status	Check
[+]	i	?
[+]	i	?
[+]	i	?


- schematic:



- testbench:

```
1 module circuit3_tb();
2   reg clk, rst;
3   wire out_dut;
4
5   circuit_3 dut(clk, rst, out_dut);
6
7   initial begin
8     clk = 0;
9     forever
10    #1 clk = ~clk;
11  end
12
13  initial begin
14    rst = 1;
15    @(negedge clk);
16    rst = 0;
17    repeat(100)
18      @(negedge clk);
19    $stop;
20  end
21
22 endmodule
```

- output:



Circuit_4 :


- module

```
1  module circuit_4(input clk, rstn, output [3:0] out);
2      wire q0, q1, q2, q3;
3      wire q_bar0, q_bar1, q_bar2, q_bar3;
4      wire d0, d1, d2, d3;
5
6      assign d0 = q_bar0;
7      assign d1 = q_bar1;
8      assign d2 = q_bar2;
9      assign d3 = q_bar3;
10
11     circuit_5b ff0(d0, rstn, clk, q0, q_bar0);
12     circuit_5b ff1(d1, rstn, q0, q1, q_bar1);
13     circuit_5b ff2(d2, rstn, q1, q2, q_bar2);
14     circuit_5b ff3(d3, rstn, q2, q3, q_bar3);
15
16     assign out = {q3, q2, q1, q0};
17
18 endmodule
```

- lint result:

Severity	Status	Check
+	i	re_entant_output
+	i	multi_ports_in_single_line
+	i	multi_ports_in_single_line


- schematic:



- **testbench:**

```
1  module circuit4_tb();
2      reg clk, rstn;
3      wire [3:0]out_dut;
4
5      circuit_4 dut(clk, rstn, out_dut);
6
7      initial begin
8          clk = 0;
9          forever
10         #1 clk = ~clk;
11     end
12     initial begin
13         rstn = 0;
14         @(negedge clk);
15         rstn = 1;
16
17         repeat(100)
18             @(negedge clk);
19         $stop;
20     end
21
22 endmodule
```

- **output:**



Circuit_5:

```
1 module circuit_5 #(parameter LOAD_AVALUE = 1, SHIFT_DIRECTION = "LEFT", LOAD_SVALUE = 1, SHIFT_WIDTH = 8)
2   (input sclr, sset, shiftin, load, clk, en, aclr, aset,
3   input [SHIFT_WIDTH-1:0]d,
4   output reg shiftout,
5   output reg [SHIFT_WIDTH-1:0]q);
6
7   always @ (posedge clk, posedge aclr, posedge aset) begin
8     if(aclr)
9       q <= 0;
10    else if(aset)
11      q <= LOAD_AVALUE;
12    else
13      if(en) begin
14        if(sclr)
15          q <= 0;
16        else if(sset)
17          q <= LOAD_SVALUE;
18        else if(load)
19          q <= d;
20        else begin
21          if (SHIFT_DIRECTION == "LEFT")
22            {shiftout, q} <= {q, shiftin};
23          else if(SHIFT_DIRECTION == "RIGHT")
24            {q, shiftout} <= {shiftin, q};
25        end
26      end
27    end
28  endmodule
```

- testbench parts:

- stimulus declaration and clock generation:

```
1 module circuit5_tb();
2   reg sclr, sset, shiftin_tb, load,
3   |   clk, en, aclr, aset;
4   reg [7:0]d, q_expected;
5   wire shiftout_tb;
6   wire [7:0]q_dut;
7   circuit_5 #(.LOAD_AVALUE(2), .LOAD_SVALUE(4))
8   |   dut(sclr, sset, shiftin_tb, load, clk,
9   |   |   en, aclr, aset, d, shiftout_tb, q_dut);
10  initial begin
11    clk = 0;
12    forever
13      #1 clk = ~clk;
14  end
15
```

- check 1 & 2

```
initial begin
    //check 1
    aclr = 1;
    aset = 1;
    for(i=0; i<5; i = i + 1)begin
        sclr = $random%2;
        sset = $random%2;
        en = $random%2;
        d = $random;
        load = $random%2;
        shiftin_tb = $random%2;
        q_expected = 0;
        @(negedge clk);
        if(q_dut != q_expected) begin
            $display("ERROR 1");
            $stop;
        end
    end

    //check 2
    aclr = 0;
    aset = 1;
    for(i=0; i<5; i = i + 1)begin
        sclr = $random%2;
        sset = $random%2;
        en = $random%2;
        d = $random;
        load = $random%2;
        shiftin_tb = $random%2;
        q_expected = 2;
        @(negedge clk);
        if(q_dut != q_expected) begin
            $display("ERROR 2");
            $stop;
        end
    end
```

- check 3 & 4

```
//check 3
aclr = 0;
aset = 0;
sclr = 1;
sset = 1;
en = 1;
for(i=0; i<5; i = i + 1)begin
    d = $random;
    load = $random%2;
    shiftin_tb = $random%2;
    q_expected = 0;
    @(negedge clk);
    if(q_dut != q_expected) begin
        $display("ERROR 3");
        $stop;
    end
end

//check 4
aclr = 0;
aset = 0;
sclr = 0;
sset = 1;
en = 1;
for(i=0; i<5; i = i + 1)begin
    d = $random;
    load = $random%2;
    shiftin_tb = $random%2;
    q_expected = 4;
    @(negedge clk);
    if(q_dut != q_expected) begin
        $display("ERROR 4");
        $stop;
    end
end
```

- check 5 & 6


```
//check 5
aclr = 0;
aset = 0;
sclr = 0;
sset = 0;
load = 1;
en = 1;
for(i=0; i<5; i = i + 1)begin
    d = $random;
    shiftin_tb = $random%2;
    q_expected = d;
    @(negedge clk);
    if(q_dut != q_expected) begin
        $display("ERROR 5");
        $stop;
    end
end

//check 6
aclr = 1;
@(negedge clk);
aclr = 0;
aset = 0;
sclr = 0;
sset = 0;
load = 0;
en = 1;
shiftin_tb = 1;
@(negedge clk);
shiftin_tb = 0;
repeat(6)
    @(negedge clk);
$stop;


end

endmodule
```

- **output:**
 - check 1, 2 and 3



- check 4, 5 and 6




Circuit_6:

- module:

```
1 module circuit_6(input d, clk, en, aln, adn, sln, sd, lat, output reg q);
2
3     always @(*) begin
4
5         if (lat) begin
6             if(clk)
7                 if(en)
8                     if(~sln)
9                         q = sd;
10                    else
11                        q = d;
12                end
13            end
14        always @ (posedge clk, negedge aln) begin
15            if (~aln)
16                q <= ~adn;
17            else if(~lat) begin
18                if(en) begin
19                    if(~sln)
20                        q <= sd;
21                    else
22                        q <= d;
23                end
24            end
25        end
26    end
27 endmodule
```

- schematic:



- **testbench :**

```
1  module circuit6_tb();
2      reg d, clk, en, aln, adn, sln, sd, lat;
3      wire q_dut;
4
5      circuit_6 dut(d, clk, en, aln, adn, sln, sd, lat, q_dut);
6
7      initial begin
8          clk = 0;
9          forever
10             #1 clk = ~clk;
11     end
12
13     initial begin
14         aln = 0;
15         @(negedge clk);
16         aln = 1;
17         lat = 0;
18         repeat(10) begin
19             d = $random;
20             en = $random;
21             adn = $random;
22             sln = $random;
23             sd = $random;
24             @(negedge clk);
25         end
26         lat = 1;
27         repeat(10) begin
28             d = $random;
29             en = $random;
30             adn = $random;
31             sln = $random;
32             sd = $random;
33             @(negedge clk);
34         end
35         $stop;
36     end
37
38 endmodule
```

- **output:**

