يوسف أحمد محمد ابراهيم

Assignment 6 EXTRA

1. ALSU design:

```
module ALSU(alsu if alsuif);
reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
reg signed [1:0] cin reg;
reg [2:0] opcode_reg;
reg signed [2:0] A_reg, B_reg;
logic [5:0]sr_dataout;
logic mode;
assign mode = (opcode_reg == 3'h4) ? 0 : 1;
shift_reg sr(serial_in_reg, direction_reg, mode, alsuif.out, sr_dataout);
wire invalid_red_op, invalid_opcode, invalid;
//Invalid handling
assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
assign invalid = invalid_red_op | invalid_opcode;
//Registering input signals
always @(posedge alsuif.clk or posedge alsuif.rst) begin
  if(alsuif.rst) begin
     cin_reg <= 0;
     red_op_B_reg <= 0;</pre>
     red_op_A_reg <= 0;</pre>
     bypass B reg <= 0;
     bypass_A_reg <= 0;</pre>
     direction_reg <= 0;</pre>
     serial in reg <= 0;
     opcode_reg <= 0;
     A_reg <= 0;
     B_reg <= 0;
  end else begin
     cin_reg <= alsuif.cin;</pre>
     red_op_B_reg <= alsuif.red_op_B;</pre>
     red_op_A_reg <= alsuif.red_op_A;</pre>
     bypass_B_reg <= alsuif.bypass_B;</pre>
     bypass_A_reg <= alsuif.bypass_A;</pre>
     direction reg <= alsuif.direction;</pre>
     serial_in_reg <= alsuif.serial_in;</pre>
     opcode_reg <= alsuif.opcode;</pre>
     A_reg <= alsuif.A;
     B reg <= alsuif.B;
  end
```

1. ALSU design:

```
//leds output blinking
always @(posedge alsuif.clk or posedge alsuif.rst) begin
  if(alsuif.rst) begin
     alsuif.leds <= 0;
  end else begin
      if (invalid)
        alsuif.leds <= ~alsuif.leds;
      else
        alsuif.leds <= 0;
  end
end
//ALSU output processing
always @(posedge alsuif.clk or posedge alsuif.rst) begin
  if(alsuif.rst) begin
    alsuif.out <= 0;
  else begin
   if (bypass_A_reg && bypass_B_reg)
      alsuif.out <= (alsuif.INPUT_PRIORITY == "A")? A_reg: B_reg;</pre>
    else if (bypass_A_reg)
      alsuif.out <= A_reg;
    else if (bypass B_reg)
      alsuif.out <= B_reg;
    else if (invalid)
        alsuif.out <= 0;
    else begin
        case (opcode reg)
          3'h0: begin
            if (red_op_A_reg && red_op_B_reg)
              alsuif.out <= (alsuif.INPUT_PRIORITY == "A")? |A_reg: |B_reg;</pre>
            else if (red_op_A_reg)
              alsuif.out <= |A_reg;
            else if (red_op_B_reg)
              alsuif.out <= |B_reg;
              alsuif.out <= A_reg | B_reg;
            if (red_op_A_reg && red_op_B_reg)
              alsuif.out <= (alsuif.INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;</pre>
            else if (red_op_A_reg)
              alsuif.out <= ^A_reg;</pre>
            else if (red_op_B_reg)
              alsuif.out <= ^B_reg;</pre>
            else
              alsuif.out <= A_reg ^ B_reg;
          end
          3'h2: alsuif.out <= (alsuif.FULL_ADDER)? (A_reg + B_reg + cin_reg) : A_reg + B_reg;
          3'h3: alsuif.out <= A_reg * B_reg;
          3'h4: alsuif.out <= sr_dataout;
          3'h5: alsuif.out <= sr_dataout;
          default : alsuif.out <= 0;
        endcase
    end
  end
end
endmodule
```

2. SHIFT_REG design:

```
module shift_reg (serial_in, direction, mode, datain, dataout);
   input serial in, direction, mode;
   input [5:0] datain;
   output reg [5:0] dataout;
   always @(*) begin
      if (mode) // rotate
         if (direction) // left
            dataout = {datain[4:0], datain[5]};
         else
            dataout = {datain[0], datain[5:1]};
      else // shift
         if (direction) // left
            dataout = {datain[4:0], serial in};
         else
            dataout = {serial_in, datain[5:1]};
   end
endmodule
```

2. ALSU Interface:

```
import shared_pkg::*;
interface alsu if(input clk);
   parameter INPUT_PRIORITY = "A";
   parameter FULL_ADDER = "ON";
   logic signed [2:0] A;
   logic signed [2:0]
                        B;
   logic
                        cin;
   logic
                        serial in;
   logic
                        red op A;
   logic
                        red op B;
   opcode e
                        opcode;
   logic
                        bypass A;
   logic
                        bypass_B;
   logic
                        rst;
   logic
                        direction;
   logic [15:0] leds;
   logic signed [5:0] out;
endinterface
```

2. SHIF_REG Interface:

```
interface sr_if ();
  logic serial_in, direction, mode;
  logic [5:0] datain, dataout;
endinterface
```

3. ALSU Top:

```
import uvm_pkg::*;
`include "uvm_macros.svh"
import alsu_test_pkg::*;
module top();
    always #1 clk = ~clk;
    alsu_if alsuif(clk);
    sr_if srif();
    ALSU dut(alsuif);
    assign srif.serial_in = dut.serial_in_reg;
    assign srif.direction = dut.direction_reg;
    assign srif.mode = dut.mode;
    assign srif.datain = alsuif.out;
    assign srif.dataout = dut.sr_dataout;
    bind ALSU SVA SVA_inst(alsuif);
    initial begin
         uvm_config_db#(virtual alsu_if)::set(null, "uvm_test_top", "ALSU_VIF", alsuif);
uvm_config_db#(virtual sr_if)::set(null, "uvm_test_top", "SR_VIF", srif);
         run_test("alsu_test");
    end
endmodule
```

3. Shared package:

```
package shared_pkg;
         typedef enum {
              OR,
              XOR,
              ADD,
              MULT.
              SHIFT,
              ROTATE,
              INVALID_6,
              INVALID 7
11
         } opcode_e;
12
13
         parameter MAXPOS = 3'b011;
         parameter ZERO = 3'b000;
         parameter MAXNEG = 3'b100;
     endpackage
```

4. SVA:

```
import shared_pkg::*;
module SVA (alsu_if alsuif);
   property p1;
       @(posedge alsuif.clk) disable iff(alsuif.rst || alsuif.bypass_A || alsuif.bypass_B)
        (alsuif.opcode == OR && alsuif.red_op_A)
       |-> ##2 (alsuif.out == (|$past(alsuif.A, 2)));
   property p2;
        @(posedge alsuif.clk) disable iff(alsuif.rst || alsuif.bypass_A || alsuif.bypass_B || alsuif.red_op_A)
        (alsuif.opcode == OR && alsuif.red_op_B)
        |-> ##2 (alsuif.out == (|$past(alsuif.B, 2)));
   endproperty
   property p3;
       @(posedge alsuif.clk) disable iff(alsuif.rst || alsuif.bypass_A || alsuif.bypass_B || alsuif.red_op_B || alsuif.red_op_A)
        (alsuif.opcode == OR)
        |-> ##2 (alsuif.out == ($past(alsuif.B,2)) | ($past(alsuif.A,2)));
   property p4;
       @(posedge alsuif.clk) disable iff(alsuif.rst || alsuif.bypass_A || alsuif.bypass_B || alsuif.red_op_B)
        (alsuif.opcode == XOR && alsuif.red_op_A)
        |-> ##2 (alsuif.out == (^$past(alsuif.A, 2)));
   property p5;
       @(posedge alsuif.clk) disable iff(alsuif.rst || alsuif.bypass_A || alsuif.bypass_B || alsuif.red_op_A)
       (alsuif.opcode == XOR && alsuif.red op B)
       |-> ##2 (alsuif.out == (^$past(alsuif.B, 2)));
    endproperty
   property p6;
       @(posedge alsuif.clk) disable iff(alsuif.rst || alsuif.bypass_A || alsuif.bypass_B || alsuif.red_op_B || alsuif.red_op_A)
       (alsuif.opcode == XOR)
        |-> ##2 (alsuif.out == ($past(alsuif.A,2)) ^ ($past(alsuif.B,2)));
   endproperty
   property p7;
       @(posedge alsuif.clk) disable iff(alsuif.rst || alsuif.bypass_A || alsuif.bypass_B || alsuif.red_op_B || alsuif.red_op_A)
       (alsuif.opcode == ADD)
        |-> ##2 (alsuif.out == $past(alsuif.B, 2) + $past(alsuif.A, 2) + $past($signed({0, alsuif.cin}), 2));
   endproperty
   property p8;
              dge alsuif.clk) disable iff(alsuif.rst || alsuif.bypass_A || alsuif.bypass_B || alsuif.red_op_B || alsuif.red_op_A)
        (alsuif.opcode == MULT)
       -> ##2 (alsuif.out == (($past(alsuif.A, 2)) * ($past(alsuif.B, 2))));
   endproperty
   property p9;
       @(posedge alsuif.clk) disable iff(alsuif.rst || alsuif.bypass_A || alsuif.bypass_B || alsuif.red_op_B || alsuif.red_op_A)
        ((alsuif.opcode == SHIFT) && alsuif.direction )
        |-> ##2 (alsuif.out == ({$past(alsuif.out[4:0]), $past(alsuif.serial_in,2)}));
   endproperty
   property p10;
       @(posedge alsuif.clk) disable iff(alsuif.rst || alsuif.bypass_A || alsuif.bypass_B || alsuif.red_op_B || alsuif.red_op_A)
        ((alsuif.opcode == SHIFT) && !alsuif.direction)
        |-> ##2 (alsuif.out == ({$past(alsuif.serial_in,2), $past(alsuif.out[5:1])}));
   endproperty
```

```
always_comb begin
   if(alsuif.rst)
      a_rst: assert final(alsuif.out == 0 && alsuif.leds == 0);
end
```

4. SVA:

```
@(posedge alsuif.clk) disable iff(alsuif.rst || alsuif.bypass_A || alsuif.bypass_B || alsuif.red_op_B || alsuif.red_op
    ((alsuif.opcode == SHIFT) && !alsuif.direction)
    |-> ##2 (alsuif.out == ({$past(alsuif.serial_in,2), $past(alsuif.out[5:1])}));
    @(posedge alsuif.clk) disable iff(alsuif.rst || alsuif.bypass_A || alsuif.bypass_B || alsuif.red_op_B || alsuif.red_op_
    ((alsuif.opcode == ROTATE) && alsuif.direction)
    |-> ##2 (alsuif.out == {$past(alsuif.out[4:0]), $past(alsuif.out[5])});
endproperty
property p12;
    @(posedge alsuif.clk) disable iff(alsuif.rst || alsuif.bypass_A || alsuif.bypass_B || alsuif.red_op_B || alsuif.red_op_
    ((alsuif.opcode == ROTATE) && !alsuif.direction)
    |-> ##2 (alsuif.out == {$past(alsuif.out[0]), $past(alsuif.out[5:1])});
endproperty
property p13;
    @(posedge alsuif.clk) disable iff(alsuif.rst || alsuif.bypass_A || alsuif.bypass_B)
    ((alsuif.opcode != INVALID_6 && alsuif.opcode != INVALID_7 && alsuif.opcode != 0R && alsuif.opcode != XOR)
    && (alsuif.red_op_B || alsuif.red_op_A))
    |-> ##2 (alsuif.out == 0);
endproperty
property p14;
    @(posedge alsuif.clk) disable iff(alsuif.rst || alsuif.bypass_A || alsuif.bypass_B)
    (alsuif.opcode == INVALID_6 || alsuif.opcode == INVALID_7)
    |-> ##2 (alsuif.out == 0);
    @(posedge alsuif.clk) disable iff(alsuif.rst)
    (alsuif.bypass_A) |-> ##2 (alsuif.out == $past(alsuif.A, 2));
endproperty
    @(posedge alsuif.clk) disable iff(alsuif.rst || alsuif.bypass_A)
    (alsuif.bypass_B) |-> ##2 (alsuif.out == $past(alsuif.B, 2));
a1: assert property (p1) else $display("ERROR1");
a2: assert property (p2) else $display("ERROR2");
a3: assert property (p3) else $display("ERROR3");
a4: assert property (p4) else $display("ERROR4");
    assert property (p5) else $display("ERROR5");
    assert property (p6) else $display("ERROR6");
    assert property (p7) else $display("ERROR7");
a8: assert property (p8) else $display("ERROR8");
a9: assert property (p9) else $display("ERROR9");
a10: assert property (p10) else $display("ERROR10");
all: assert property (pll) else $display("ERROR11");
al2: assert property (pl2) else $display("ERROR12");
al3: assert property (pl3) else $display("ERROR13");
a14: assert property (p14) else $display("ERROR14");
al5: assert property (p15) else $display("ERROR15");
a16: assert property (p16) else $display("ERROR16");
c1: cover property (p1);
c2: cover property (p2);
    cover property (p3);
c4: cover property (p4);
c5: cover property (p5);
c6: cover property (p6);
c7: cover property (p7);
c8: cover property (p8);
c9: cover property (p9);
c10: cover property (p10);
c11: cover property (p11);
c12: cover property (p12);
c13: cover property (p13):
c14: cover property (p14);
c15: cover property (p15);
```

5. ALSU Configuration object:

```
package alsu_config_pkg;
  import uvm_pkg::*;
  `include "uvm_macros.svh"

class alsu_config extends uvm_object;
  `uvm_object_utils(alsu_config);
  virtual alsu_if vif;
  uvm_active_passive_enum is_active;

function new(string name = "alsu_config");
  super.new(name);
  endfunction
  endclass
endpackage
```

5. SHIFT REG Configuration object:

```
package alsu_config_pkg;
  import uvm_pkg::*;
  `include "uvm_macros.svh"

class alsu_config extends uvm_object;
  `uvm_object_utils(alsu_config);
  virtual alsu_if vif;
  uvm_active_passive_enum is_active;

function new(string name = "alsu_config");
  super.new(name);
  endfunction
endclass
endpackage
```

6. ALSU Sequence item:

```
package item_pkg;
    import uvm_pkg::;
import shared_pkg::;
     'include "uvm_macros.svh";
    class alsu_item extends uvm_sequence_item;
         `uvm_object_utils(alsu_item);
                                    opcode_array[6];
         rand logic signed [2:0] A;
                                   serial_in;
                                    red_op_A;
                                   red_op_B;
         rand opcode_e
rand logic
                                     opcode;
                                   bypass_A;
                                    bypass_B;
                                   direction;
         logic [15:0] leds;
logic signed [5:0] out;
         function new(string name = "alsu_item");
             super.new(name);
         endfunction
         super.convert2string(), A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, rst, direction, leds, out);
         endfunction
         function string convert2string_stimulus();
   return $sformatf("%s, A, = %0d B, = %0d cin, = %0d serial_in, = %0d red_op_A, = %0d red_op_B, = %0d
   opcode, = %0d bypass_A, = %0d bypass_B, = %0d rst, = %0d direction, = %0d",
                 super.convert2string(), A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, rst, direction);
         constraint reset_c {
    rst dist {0 := 9, 1 := 1};
             opcode dist {[OR:ROTATE] := 5, [INVALID_6:INVALID_7] := 1};
         constraint bypass_c {
   bypass_A dist {1 := 1, 0 := 7};
   bypass_B dist {1 := 1, 0 := 7};
```

6. ALSU Sequence item:

```
constraint OR XOR {
            if(opcode == OR || opcode == XOR) {
                if(red_op_A) { //priority for A so red_op_B here doesn't matter
                    A dist {
                        [3'b000:3'b111] := 1,
                        3'b001 := 2,
                        3'b010 := 2,
                        3'b100 := 2
                    B == 3'b000;
                else if(red_op_B){
                    A == 3'b000;
                    B dist {
                        [3'b000:3'b111] := 1,
                        3'b001 := 2,
                        3'b010 := 2,
                        3'b100 := 2
                    };
            else {
                red_op_A dist {0 := 7, 1 := 3};
                red op B dist {0 := 7, 1 := 3};
        constraint add_mult_c {
            if(opcode == ADD || opcode == MULT) {
                A dist {[3'b001:3'b110] := 1, MAXPOS := 2, ZERO := 2, MAXNEG := 2};
                B dist {[3'b001:3'b110] := 1, MAXPOS := 2, ZERO := 2, MAXNEG := 2};
        constraint opcode_array_c {
            foreach (opcode_array[i])
                opcode_array[i] inside {SHIFT, ROTATE, ADD, MULT, OR, XOR};
    endclass
endpackage
```

6. SR Sequence item:

```
import uvm_pkg::*;
include "uvm_macros.svh"
class sr_seq_item extends uvm_sequence_item;
    'uvm_object_utils(sr_seq_item);
   rand logic reset;
   rand logic serial_in, direction, mode;
    rand logic [5:0] datain;
    rand logic [5:0] dataout;
    function new(string name = "sr_seq_item");
       super.new(name);
    endfunction
   function string convert2string();
    return $sformatf("%s reset = %0b, serial_in = %0b, direction = %0b, mode = %0b, datain = %0b, dataout = %0b",
        super.convert2string(), reset, serial_in, direction, mode, datain, dataout);
    endfunction
    function string convert2string_stimulus();
        return $sformatf("reset = %0b, serial_in = %0b, direction = %0b, mode = %0b, datain = %0b",
        reset, serial_in, direction, mode, datain);
    endfunction
```

7. ALSU Sequences:

```
package sequence pkg;
          import shared_pkg::*;
          import item pkg::*;
          import uvm pkg::*;
          `include "uvm macros.svh"
          class reset sequence extends uvm sequence #(alsu item);
              `uvm object utils(reset sequence);
              alsu item reset item;
10
11
12
              function new(string name = "reset_sequence");
13
                  super.new(name);
14
              endfunction
15
              task body();
17
                  reset item = alsu item::type id::create("reset item");
18
                  start item(reset item);
19
                  reset item.A = 0;
                  reset item.B = 0;
21
                  reset item.cin = 0;
22
                  reset_item.serial_in = 0;
23
                  reset_item.red_op_A = 0;
                  reset item.red op B = 0;
25
                  reset_item.opcode = OR;
                  reset item.bypass A = 0;
27
                  reset item.bypass B = 0;
                  reset item.rst = 1;
29
                  reset item.direction = 0;
30
                  reset_item.leds = 0;
31
                  reset item.out = 0;
32
                  finish item(reset item);
33
              endtask
34
          endclass
```

7. ALSU Sequences:

```
class main_sequence extends uvm_sequence #(alsu_item);
    `uvm_object_utils(main_sequence);
    alsu item main item;
    function new(string name = "main_sequence");
        super.new(name);
    endfunction
    task body();
        main item = alsu item::type id::create("main item");
        main_item.opcode_array_c.constraint_mode(0);
        repeat(50000) begin
            start_item(main_item);
            assert(main_item.randomize());
            finish_item(main_item);
        end
        start_item(main_item);
        main item.rst = 0;
        main_item.opcode = OR;
        finish_item(main_item);
        start item(main item);
        main_item.rst = 0;
        main_item.opcode = XOR;
        finish_item(main_item);
        start item(main item);
        main item.rst = 0;
        main_item.opcode = ADD;
        finish_item(main_item);
        start_item(main_item);
        main_item.rst = 0;
        main_item.opcode = MULT;
        finish_item(main_item);
        start_item(main_item);
        main_item.rst = 0;
        main item.opcode = SHIFT;
        finish_item(main_item);
        start_item(main_item);
       main_item.rst = 0;
        main_item.opcode = ROTATE;
        finish_item(main_item);
```

7. ALSU Sequences:

```
main_item.constraint_mode(0);
            main_item.opcode_array_c.constraint_mode(1);
            repeat (10000) begin
                assert(main item.randomize());
                foreach (main_item.opcode_array[j]) begin
                    start_item(main_item);
                    main item.rst
                    main_item.bypass_A = 0;
                    main_item.bypass_B = 0;
                    main_item.red_op_A = 0;
                    main_item.red_op_B = 0;
                    main item.opcode
                                        = main item.opcode array[j];
                    finish_item(main_item);
                end
            end
       endtask
    endclass
endpackage
```

8. ALSU Sequencer:

```
package sequencer_pkg;
import item_pkg::*;
import uvm_pkg::*;
import uvm_pkg::*;

include "uvm_macros.svh"

class alsu_sequencer extends uvm_sequencer #(alsu_item);
ivvm_component_utils(alsu_sequencer);

function new(string name = "alsu_sequencer", uvm_component parent = null);
super.new(name, parent);
endfunction
endclass
endpackage
```

9. ALSU Driver:

```
package alsu_driver_pkg;
    import uvm_pkg::*;
    import item_pkg::*;
    `include "uvm macros.svh"
    class alsu_driver extends uvm_driver #(alsu_item);
        `uvm_component_utils(alsu_driver);
        virtual alsu_if vif;
        alsu_item driver_item;
        function new(string name = "alsu_driver", uvm_component parent = null);
            super.new(name, parent);
        endfunction
        task run_phase(uvm_phase phase);
            super.run_phase(phase);
            forever begin
                driver_item = alsu_item::type_id::create("driver_item");
                seq item port.get next item(driver item);
                vif.A = driver_item.A;
                vif.B = driver item.B;
                vif.cin = driver item.cin;
                vif.serial in = driver item.serial in;
                vif.red op A = driver item.red op A;
                vif.red op B = driver item.red op B;
                vif.opcode = driver item.opcode;
                vif.bypass_A = driver_item.bypass_A;
                vif.bypass_B = driver_item.bypass_B;
                vif.direction = driver_item.direction;
                vif.rst = driver_item.rst;
                seq_item_port.item_done();
                @(negedge vif.clk);
                @(negedge vif.clk);
                 `uvm_info("driver_run_phase", driver_item.convert2string_stimulus(), UVM_HIGH)
        endtask
    endclass
endpackage
```

10. ALSU Monitor:

```
package alsu_monitor_pkg;
         import item_pkg::*;
         import uvm_pkg::*;
         `include "uvm macros.svh"
         class alsu monitor extends uvm monitor;
             `uvm component utils(alsu monitor);
             uvm_analysis_port #(alsu_item) mon_ap;
             virtual alsu if vif;
             alsu item item;
11
             function new(string name = "alsu_monitor", uvm_component parent = null);
13
                 super.new(name, parent);
             endfunction
             function void build_phase(uvm_phase phase);
17
                 super.build phase(phase);
                 mon_ap = new("mon_ap", this);
             endfunction
             task run_phase(uvm_phase phase);
                 super.run_phase(phase);
23
                 forever begin
                      item = alsu_item::type_id::create("item");
                     @(negedge vif.clk);
                     item.A = vif.A;
                     item.B = vif.B;
                     item.cin = vif.cin;
                     item.serial_in = vif.serial_in;
                     item.red op A = vif.red op A;
                     item.red_op_B = vif.red_op_B;
                     item.opcode = vif.opcode;
                     item.bypass A = vif.bypass A;
                     item.bypass_B = vif.bypass_B;
                     item.rst = vif.rst;
                      item.direction = vif.direction;
                     item.leds = vif.leds;
                     item.out = vif.out;
                     mon_ap.write(item);
                      `uvm_info("MONITOR", item.convert2string(), UVM_HIGH);
                 end
             endtask
         endclass
     endpackage
```

10. SHIFT REG Monitor:

```
package sr monitor pkg;
    import seq_item_pkg::*;
    import uvm_pkg::*;
    `include "uvm_macros.svh"
    class sr_monitor extends uvm monitor;
        `uvm_component_utils(sr_monitor);
        sr seq item monitor item;
        virtual sr_if vif;
        uvm analysis port #(sr seq item) mon ap;
        function new(string name = "sr_monitor", uvm_component parent = null);
            super.new(name, parent);
        endfunction
        function void build phase(uvm_phase phase);
            super.build_phase(phase);
            mon_ap = new("mon_ap", this);
        endfunction
        task run phase(uvm phase phase);
            super.run_phase(phase);
            forever begin
                monitor_item = sr_seq_item::type_id::create("monitor_item");
                monitor item.serial in = vif.serial in;
                monitor_item.direction = vif.direction;
                monitor_item.mode = vif.mode;
                monitor_item.datain = vif.datain;
                monitor item.dataout = vif.dataout;
                mon_ap.write(monitor_item);
                `uvm_info("run_phase", monitor_item.convert2string(), UVM_HIGH);
            end
       endtask
  endclass
endpackage
```

11. ALSU Agent:

```
package agent_pkg;
    import alsu driver pkg::*;
    import alsu monitor pkg::*;
    import sequencer pkg::*;
    import alsu config pkg::*;
    import item pkg::*;
    import uvm pkg::*;
    `include "uvm_macros.svh"
    class alsu agent extends uvm agent;
        `uvm_component_utils(alsu_agent);
        alsu_driver drv;
        alsu monitor mon;
        alsu sequencer sqr;
        alsu config alsu cfg;
        uvm_analysis_port #(alsu_item) agt_ap;
        function new(string name = "alsu_agent", uvm_component parent = null);
            super.new(name, parent);
        endfunction
        function void build_phase(uvm_phase phase);
            super.build phase(phase);
            if(!uvm_config_db#(alsu_config)::get(this, "", "ALSU_CFG", alsu_cfg))
                 uvm_fatal("agent_build", "Unable to get configuration object!");
            if(alsu_cfg.is_active == UVM_ACTIVE) begin
                drv = alsu_driver::type_id::create("drv", this);
                sqr = alsu_sequencer::type_id::create("sqr", this);
            end
            mon = alsu_monitor::type_id::create("mon", this);
            agt ap = new("agt ap", this);
        endfunction
        function void connect_phase(uvm_phase phase);
            super.connect_phase(phase);
            mon.mon_ap.connect(agt_ap);
            if(alsu cfg.is active == UVM ACTIVE) begin
                drv.seq_item_port.connect(sqr.seq_item_export);
                drv.vif = alsu cfg.vif;
            end
            mon.vif = alsu_cfg.vif;
        endfunction
    endclass
endpackage
```

11. SHIFT REG Agent:

```
package sr agent pkg;
    import uvm pkg::*;
    import seq_item_pkg::*;
    import sr monitor pkg::*;
    import sr driver pkg::*;
    import sr config pkg::*;
    import sr sequencer pkg::*;
    'include "uvm macros.svh"
    class sr agent extends uvm agent;
        `uvm_component_utils(sr_agent);
        sr sequencer sqr;
        sr driver drv;
        sr monitor mon;
        sr config sr cfg;
        uvm analysis port #(sr seq item) agent ap;
        function new(string name = "sr_agent", uvm_component parent = null);
            super.new(name, parent);
        endfunction
        function void build phase(uvm phase phase);
            super.build_phase(phase);
            if(!uvm_config_db #(sr_config)::get(this, "", "SR_CFG", sr_cfg))
                `uvm fatal("build phase", "welcome to my error");
            if(sr cfg.is active == UVM ACTIVE) begin
                sqr = sr_sequencer::type_id::create("sqr", this);
                drv = sr_driver::type_id::create("drv", this);
            mon = sr monitor::type id::create("mon", this);
            agent_ap = new("agent_ap", this);
        endfunction
        function void connect_phase(uvm_phase phase);
            super.connect phase(phase);
            if(sr_cfg.is_active == UVM_ACTIVE) begin
                drv.vif= sr cfg.vif;
                drv.seq item port.connect(sqr.seq item export);
            end
            mon.vif = sr_cfg.vif;
            mon.mon_ap.connect(agent_ap);
        endfunction
    endclass
endpackage
```

12. ALSU Scoreboard::

```
package scoreboard_pkg;
          import shared_pkg::;
import item_pkg::*;
           import uvm_pkg::";
           'include "uvm_macros.svh"
           class alsu scoreboard extends uvm scoreboard;
                `uvm_component_utils(alsu_scoreboard);
               uvm_analysis_export #(alsu_item) sb_export;
uvm_tlm_analysis_fifo #(alsu_item) sb_fifo;
                alsu item sb item;
               alsu_item sb_item,
bit signed [2:0] A_reg, B_reg;
logic [2:0] opcode_reg;
bit red_op_A_reg, red_op_B_reg;
                                     bypass_A_reg, bypass_B_reg;
                                     direction_reg, serial_in_reg;
               bit signed [1:0] cin_reg;
bit signed [5:0] expected_out;
                                                          // holds previous out
                                     expected_leds;
               int error_count, correct_count;
               function new(string name = "alsu_scoreboard", uvm_component parent = null);
                    super.new(name, parent);
                endfunction
               function void build_phase(uvm_phase phase);
                    super.build_phase(phase);
                    sb_export = new("sb_export", this);
                    sb_fifo = new("sb_fifo", this);
                endfunction
               function void connect_phase(uvm_phase phase);
                    super.connect_phase(phase);
                    sb_export.connect(sb_fifo.analysis_export);
                task run_phase(uvm_phase phase);
                    super.run_phase(phase);
                     forever begin
                        sb_fifo.get(sb_item);
                         ref_model(sb_item);
                         if (sb_item.out != expected_out || sb_item.leds != expected_leds) begin
                               "uvm_error("SCOREBOARD", $sformatf("Mismatch! out = %0h, leds = %0h, expected_out = %0h, expected_leds = %0h",
sb_item.out, sb_item.leds, expected_out, expected_leds));
                              error_count++;
                         else begin
                              "uvm_info("SCOREBOARD", $sformatf("Match! out = %0h, leds = %0h, expected_out = %0h, expected_leds = %0h",
| sb_item.out, sb_item.leds, expected_out, expected_leds), UVM_LOW);
50
                              correct count**;
                    end
                endtask
```

12. ALSU Scoreboard::

```
task ref_model(alsu_item item);
   bit invalid red op, invalid opcode, invalid;
    if (item.rst) begin
        A_reg
                     = 0:
        B_reg
                      = 0;
                     = 0;
        opcode_reg
        red_op_A_reg = 0;
                     = 0;
        red_op_B_reg
        bypass_A_reg
                     = 0;
        bypass_B_reg
        direction_reg = 0;
        serial_in_reg = 0;
        cin_reg
                    = 0;
        expected_leds = 0;
        expected_out = 0;
        return;
    end
    invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
    invalid opcode = opcode reg[1] & opcode reg[2];
    invalid
                  = invalid red op | invalid opcode;
    if (invalid)
        expected_leds = ~expected_leds;
    else
        expected_leds = 0;
    if (bypass_A_reg)
        expected_out = A_reg;
    else if (bypass_B_reg)
        expected_out = B_reg;
    else if (invalid)
        expected_out = 0;
    else begin
        case (opcode_reg)
            3'h0: begin
                if (red_op_A_reg)
                    expected_out = {5'b0, |A_reg};
                else if (red_op_B_reg)
                    expected_out = {5'b0, |B_reg};
                else
                    expected_out = A_reg | B_reg;
```

12. ALSU Scoreboard:

```
3'h1: begin
                        if (red_op_A_reg)
                            expected_out = {5'b0, ^A_reg};
                        else if (red_op_B_reg)
                            expected_out = {5'b0, ^B_reg};
                            expected_out = A_reg * B_reg;
                    3'h2: expected out =(A reg + B reg + cin reg);
                    3'h3: expected_out = A_reg * B_reg;
                    3'h4: begin
                        if (direction_reg)
                            expected_out = {expected_out[4:0], serial_in_reg};
                        else
                            expected_out = {serial_in_reg, expected_out[5:1]};
                    end
                    3'h5: begin
                        if (direction_reg)
                            expected_out = {expected_out[4:0], expected_out[5]};
                        else
                            expected_out = {expected_out[0], expected_out[5:1]};
                    default: expected_out = 0;
                endcase
           end
           A reg
                          = item.A:
                         = item.B;
           B_reg
           opcode_reg
                         = item.opcode;
            red_op_A_reg = item.red_op_A;
            red_op_B_reg = item.red_op_B;
           bypass_A_reg = item.bypass_A;
           bypass_B_reg = item.bypass_B;
           direction_reg = item.direction;
            serial_in_reg = item.serial_in;
                         = item.cin;
            cin_reg
        endtask
        function void report_phase(uvm_phase phase);
            super.report_phase(phase);
            `uvm_info("SCOREBOARD", $sformatf("Total Errors: %0d", error_count), UVM_LOW);
            `uvm_info("SCOREBOARD", $sformatf("Total Correct: %0d", correct_count), UVM_LOW);
        endfunction
    endclass
endpackage
```

12. SHIFT REG Scoreboard:

```
package sr_scoreboard_pkg;
    import seq_item_pkg::*;
    import uvm pkg::*:
    include "uvm macros.svh"
    class sr_scoreboard extends uvm_scoreboard;
        'uvm_component_utils(sr_scoreboard);
        uvm_analysis_export #(sr_seq_item) sb_export;
        uvm_tlm_analysis_fifo #(sr_seq_item) sb_fifo;
        sr_seq_item_sb_item;
        logic [5:0] expected_data;
        int error_coun = 0;
        int correct_count = 0;
        function new(string name, uvm_component parent);
            super.new(name, parent);
        endfunction
        function void build_phase(uvm_phase phase);
           super.build_phase(phase);
            sb_export = new("sb_export", this);
           sb fifo = new("sb fifo", this);
        endfunction
        function void connect_phase(uvm_phase phase);
            super.connect_phase(phase);
            sb_export.connect(sb_fifo.analysis_export);
        task run_phase(uvm_phase phase);
            super.run_phase(phase);
            forever begin
               sb_fifo.get(sb_item);
                ref_model(sb_item);
                if (sb_item.dataout !== expected_data) begin
                    `uvm_error("SR_SCB", $sformatf("Mismatch! Expected: %0h, Got: %0h", expected_data, sb_item.dataout))
                    error coun++;
                end else begin
                    'uvm_info("SR_SCB", $sformatf("Match! Expected: %%h, Got: %%h", expected_data, sb_item.dataout), UVM_HIGH)
                    correct_count++;
        endtask
        task ref_model(sr_seq_item item);
            if (item.reset)
                expected_data = 0;
                if (item.mode)
                    if (item.direction)
                        expected_data = {item.datain[4:0], item.datain[5]};
                        expected_data = {item.datain[0], item.datain[5:1]};
                    if (item.direction)
                       expected_data = {item.datain[4:0], item.serial_in};
                        expected_data = {item.serial_in, item.datain[5:1]};
        endtask
        function void report_phase(uvm_phase phase);
            super.report_phase(phase);
            'uvm_info("SR_SCB", $sformatf("total correct: %0d\ntotal errors: %0d", correct_count, error_coun), UVM_MEDIUM);
        endfunction
   endclass
endpackage
```

```
package cov pkg;
    import shared pkg::*;
    import item pkg::*;
    import uvm pkg::*;
    'include "uvm macros.svh"
    class alsu cov extends uvm component;
        'uvm_component_utils(alsu_cov);
        uvm_analysis_export #(alsu_item) cov_export;
        uvm_tlm_analysis_fifo #(alsu_item) cov_fifo;
        alsu item cov item;
covergroup cvr_gp;
  A_cp : coverpoint cov_item.A {
    option.comment = "If only the red_op_A is high";
   bins A_data_0
                        = {0};
   bins A_data_max
                        = {MAXPOS};
   bins A_data_min
                        = {MAXNEG};
   bins A_data_default = default;
   bins A_data_walkingones[] = {3'b001, 3'b010, 3'b100}
    iff (cov item.red op A);
  B cp : coverpoint cov_item.B {
   option.comment = "If only red op B is high and red op A is low";
   bins B data 0
                        = {0};
   bins B data max
                        = {MAXPOS};
   bins B data min
                         = {MAXNEG};
   bins B_data_default = default;
   bins B_data_walkingones[] = {3'b001, 3'b010, 3'b100}
     iff (cov_item.red_op_B && !cov_item.red_op_A);
   opcode_transition : coverpoint cov_item.opcode {
       bins Bins_trans = (OR [*2] => XOR[*2] => ADD[*2] => MULT[*2] => SHIFT[*2] => ROTATE[*2]);
   ALU_cp : coverpoint cov_item.opcode {
       bins Bins_shift[] = {SHIFT, ROTATE};
        bins Bins_arith[] = {ADD, MULT};
        bins Bins_bitwise[] = {OR, XOR};
        illegal_bins Bins_invalid = {6, 7};
    op_arth : coverpoint cov_item.opcode {
       option.weight = 0;
        bins ADD_b = {ADD};
        bins MULT_b = {MULT};
        bins shift = {SHIFT};
```

```
c B : coverpoint cov item.B {
             option.weight = 0;
             bins B 0
                              = {0};
             bins B max
                              = {MAXPOS};
                             = {MAXNEG};
             bins B min
             bins walkingones1 = {3'b001};
57
             bins walkingones2 = {3'b010};
             bins walkingones3 = {3'b100};
         c_A : coverpoint cov_item.A {
             option.weight = 0;
             bins A 0
                              = \{0\};
             bins A max
                             = {MAXPOS};
             bins A min
                             = {MAXNEG};
             bins walkingones1 = {3'b001};
             bins walkingones2 = {3'b010};
             bins walkingones3 = {3'b100};
71
         red A: coverpoint cov_item.red_op_A;
         red_B: coverpoint cov_item.red_op_B;
         op: coverpoint cov item.opcode;
         c1: cross op arth, c B, c A{
             ignore bins b1 = binsof(op arth) intersect {SHIFT};
             ignore_bins b2 = binsof(c_A.walkingones1);
79
             ignore_bins b3 = binsof(c_A.walkingones2);
             ignore bins b4 = binsof(c A.walkingones3);
             ignore_bins b5 = binsof(c_B.walkingones1);
             ignore_bins b6 = binsof(c_B.walkingones2);
             ignore_bins b7 = binsof(c_B.walkingones3);
83
         c2: cross op_arth, cov_item.cin {
             ignore bins b1 = binsof(op arth) intersect {MULT, SHIFT};
87
88
         c3: cross op_arth, cov_item.direction {
             ignore bins b1 = binsof(op_arth) intersect {MULT, SHIFT};
         }
         c4: cross op_arth, cov_item.serial_in {
             ignore_bins b1 = binsof(op_arth) intersect {MULT, SHIFT};
```

```
c5: cross ALU cp, red A, c A, c B{
              option.cross auto bin max = 0;
              bins b1 = binsof(ALU_cp.Bins_bitwise) intersect {OR} &&
                                  binsof(red_A) intersect {1} &&
103
                                   binsof(c_B) intersect {0} &&
                                   binsof(c_A.walkingones1);
              bins b2 = binsof(ALU cp.Bins bitwise) intersect {OR} &&
                                   binsof(red_A) intersect {1} &&
                                   binsof(c_B) intersect {0} &&
                                   binsof(c A.walkingones2);
              bins b3 = binsof(ALU_cp.Bins_bitwise) intersect {OR} &&
                                   binsof(red A) intersect {1} &&
110
111
                                  binsof(c_B) intersect {0} &&
112
                                   binsof(c A.walkingones3);
113
              bins b4 = binsof(ALU_cp.Bins_bitwise) intersect {XOR} &&
                                   binsof(red A) intersect {1} &&
                                   binsof(c_B) intersect {0} &&
                                  binsof(c A.walkingones1);
117
              bins b5 = binsof(ALU_cp.Bins_bitwise) intersect {XOR} &&
                                   binsof(red_A) intersect {1} &&
                                   binsof(c_B) intersect {0} &&
                                  binsof(c A.walkingones2);
              bins b6 = binsof(ALU_cp.Bins_bitwise) intersect {XOR} &&
                                   binsof(red_A) intersect {1} &&
                                   binsof(c_B) intersect {0} &&
                                   binsof(c_A.walkingones3);
          c6: cross ALU cp, red B, c A, c B{
              option.cross auto bin max = 0;
              bins b1 = binsof(ALU cp.Bins bitwise) intersect {OR} &&
                                  binsof(red_B) intersect {1} &&
                                   binsof(c_A) intersect {0} &&
                                  binsof(c_B.walkingones1);
              bins b2 = binsof(ALU_cp.Bins_bitwise) intersect {OR} &&
                                  binsof(red B) intersect {1} &&
                                   binsof(c_A) intersect {0} &&
                                  binsof(c_B.walkingones2);
              bins b3 = binsof(ALU_cp.Bins_bitwise) intersect {OR} &&
                                  binsof(red_B) intersect {1} &&
                                   binsof(c_A) intersect {0} &&
                                  binsof(c_B.walkingones3);
              bins b4 = binsof(ALU cp.Bins bitwise) intersect {XOR} &&
                                   binsof(red_B) intersect {1} &&
                                  binsof(c_A) intersect {0} &&
                                  binsof(c_B.walkingones1);
```

```
bins b5 = binsof(ALU_cp.Bins_bitwise) intersect {XOR} &&
                            binsof(red_B) intersect {1} &&
                            binsof(c_A) intersect {0} &&
                            binsof(c_B.walkingones2);
       bins b6 = binsof(ALU cp.Bins bitwise) intersect {XOR} &&
                            binsof(red_B) intersect {1} &&
                            binsof(c_A) intersect {0} &&
                            binsof(c_B.walkingones3);
   c7: cross red_A, red_B, op {
        ignore_bins b1 = binsof(red_A) intersect {0};
        ignore_bins b2 = binsof(red_B) intersect {0};
        ignore_bins b3 = binsof(op) intersect {OR, XOR};
   endgroup
        function new(string name = "alsu_cov", uvm_component parent = null);
            super.new(name, parent);
            cvr_gp = new;
       endfunction
        function void build_phase(uvm_phase phase);
            super.build_phase(phase);
            cov_export = new("cov_export", this);
            cov_fifo = new("cov_fifo", this);
       endfunction
        function void connect_phase(uvm_phase phase);
            super.connect_phase(phase);
            cov_export.connect(cov_fifo.analysis_export);
       endfunction
       task run_phase(uvm_phase phase);
            super.run_phase(phase);
            forever begin
                cov_fifo.get(cov_item);
                `uvm_info("COVERAGE", $sformatf("OPCODE: %S", cov_item.opcode), UVM_LOW);
                cvr gp.sample();
            end
       endtask
   endclass
endpackage
```

13. SHIFT REG Coverage collector:

```
package sr_cov_collector_pkg;
    import seq_item_pkg::*;
    import uvm pkg::*;
    `include "uvm macros.svh"
    class sr_cov_collector extends uvm_component;
        `uvm_component_utils(sr_cov_collector);
        uvm analysis export #(sr seg item) cov export;
        uvm tlm analysis fifo #(sr seq item) cov fifo;
        sr_seq_item cov_item;
        covergroup sr cg;
            direction cp : coverpoint cov item.direction;
            mode cp : coverpoint cov item.mode;
            datain_cp : coverpoint cov_item.datain;
            serial in_cp : coverpoint cov_item.serial_in;
            dataout_cp : coverpoint cov_item.dataout;
        endgroup
        function new(string name, uvm_component parent);
            super.new(name, parent);
            sr_cg = new;
        endfunction
        function void build_phase(uvm_phase phase);
            super.build_phase(phase);
            cov_export = new("cov_export", this);
            cov fifo = new("cov fifo", this);
        endfunction
        function void connect_phase(uvm_phase phase);
            super.connect phase(phase);
            cov export.connect(cov fifo.analysis export);
        endfunction
        task run_phase(uvm_phase phase);
            super.run phase(phase);
            forever begin
                cov_fifo.get(cov_item);
                sr_cg.sample();
        endtask
   endclass
endpackage
```

14. ALSU Environment:

```
package alsu_env_pkg;
    import agent_pkg::*;
   import scoreboard pkg::*;
    import cov_pkg::*;
    import alsu driver pkg::*;
   import uvm pkg::*;
    `include "uvm_macros.svh"
    class alsu env extends uvm env;
        `uvm_component_utils(alsu_env);
        alsu_agent agent;
        alsu scoreboard sb;
        alsu cov cov;
        function new(string name = "alsu_env", uvm_component parent = null);
            super.new(name, parent);
        endfunction
        function void build phase(uvm phase phase);
            super.build_phase(phase);
            agent = alsu_agent::type_id::create("agent", this);
            sb = alsu scoreboard::type id::create("sb", this);
            cov = alsu cov::type id::create("cov", this);
        endfunction
        function void connect_phase(uvm_phase phase);
            super.connect_phase(phase);
            agent.agt ap.connect(sb.sb export);
            agent.agt_ap.connect(cov.cov export);
        endfunction
   endclass
endpackage
```

14. SHIFT REG Environment:

```
package sr env pkg;
  import sr agent pkg::*;
  import sr scoreboard pkg::*;
  import sr cov collector pkg::*;
  import uvm pkg::*;
  `include "uvm macros.svh"
  class sr_env extends uvm_env;
      `uvm component utils(sr env);
        sr_agent agent;
        sr scoreboard sb;
        sr_cov_collector cov;
      function new(string name = "sr_env", uvm_component parent);
          super.new(name, parent);
      endfunction
      function void build phase(uvm phase phase);
          super.build phase(phase);
          agent = sr agent::type id::create("agent", this);
          sb = sr scoreboard::type id::create("sb", this);
          cov = sr cov collector::type id::create("cov", this);
      endfunction
      function void connect_phase(uvm_phase phase);
            super.connect phase(phase);
            agent.agent_ap.connect(sb.sb_export);
            agent.agent ap.connect(cov.cov export);
      endfunction
  endclass
endpackage
```

15. ALSU Test:

```
package alsu_test_pkg;
   import alsu_env_pkg::*;
   import sr_env_pkg::*;
   import sr_config_pkg::*;
   import sequence pkg::*;
   import alsu_config_pkg::*;
   import uvm pkg::*;
   `include "uvm macros.svh"
   class alsu test extends uvm test;
        'uvm component utils(alsu test);
        alsu env alsuEnv;
        sr_env srEnv;
        alsu_config alsu_cfg;
        sr config sr cfg;
        reset_sequence reset_seq;
       main sequence main seq;
        function new(string name = "alsu_test", uvm_component parent = null);
            super.new(name, parent);
        function void build phase(uvm phase phase);
            super.build_phase(phase);
            alsuEnv = alsu_env::type_id::create("alsEenv", this);
           srEnv = sr_env::type_id::create("srEnv", this);
           alsu_cfg = alsu_config::type_id::create("alsu_cfg", this);
           sr_cfg = sr_config::type_id::create("sr_cfg", this);
           reset_seq = reset_sequence::type_id::create("reset_seq");
           main_seq = main_sequence::type_id::create("main_seq");
            if(!uvm_config_db#(virtual alsu_if)::get(this, "", "ALSU_VIF", alsu_cfg.vif))
                `uvm_fatal("ALSU_TEST", "Virtual interface not exist");
            if(!uvm_config_db#(virtual sr_if)::get(this, "", "SR_VIF", sr_cfg.vif))
                `uvm_fatal("ALSU_TEST", "Virtual interface not exist");
           uvm_config_db#(alsu_config)::set(this, "*", "ALSU_CFG", alsu_cfg);
           uvm_config_db#(sr_config)::set(this, "*", "SR_CFG", sr_cfg);
           alsu_cfg.is_active = UVM_ACTIVE;
            sr_cfg.is_active = UVM_PASSIVE;
        endfunction
        task run_phase(uvm_phase phase);
           super.run_phase(phase);
           phase.raise_objection(this);
            `uvm_info("ALSU_TEST", "Starting reset test", UVM_LOW);
            reset_seq.start(alsuEnv.agent.sqr);
            `uvm_info("ALSU_TEST", "Starting main test", UVM_LOW);
           main_seq.start(alsuEnv.agent.sqr);
            `uvm_info("ALSU_TEST", "Test completed", UVM_LOW);
           phase.drop_objection(this);
       endtask
   endclass
endpackage
```

16. Src file:


```
# ----- RTL + Interfaces -----
     sr if.sv
     sr.v
     alsu if.sv
     ALSU.sv
     alsu assertions.sv
     # ------ SR UVM Environment ------
    sr_sequence_item.sv
     sr_seq.sv
     sr_config.sv
     sr monitor.sv
     sr_driver.sv
     sr_sequencer.sv
     sr_agent.sv
     sr_scoreboard.sv
    sr_cov_collector.sv
18
    sr_env.sv
     sr test.sv
     sr_top.sv
     # ----- ALSU UVM Environment -----
     alsu_pkg.sv
     alsu_config.sv
     alsu_item.sv
     alsu sequence.sv
     alsu_sequencer.sv
     alsu_driver.sv
     alsu_monitor.sv
     alsu_agent.sv
     alsu_scoreboard.sv
    alsu cov.sv
    alsu_env.sv
     alsu test.sv
     alsu_top.sv
```

17. Do:


```
vlib work
vlog -cover bcestf -f alsu_src_files.list
vsim -coverage -voptargs=+acc work.top -classdebug -uvmcontrol=all
coverage save cov.ucdb -onexit
coverage exclude -src ALSU.sv -line 103 -code s
coverage exclude -src ALSU.sv -line 103 -code b
coverage exclude -du ALSU -togglenode {cin_reg[1]}
add wave -position insertpoint sim:/top/alsuif/*
add wave -position insertpoint sim:/top/srif/*
run -all
```

18. Questasim:

• Reset test and First loop:



• Second loop:



18. Questasim:

```
# --- UVM Report Summary ---

* ** Report counts by severity

* UVM_INFO :440044

* UVM_MARNING: 0

** UVM_ERROR: 0

** UVM_FATAL: 0

* ** Report counts by id

* [ALSU_TEST] 3

* [COVERAGE] 220017

* [Questa UVM] 2

* [RNIST] 1

* [SCOREBOARD] 220019

* [SR_SCB] 1

* [TEST_DONE] 1

* ** Note: &finish : C:/questasim&4_2021.1/win&4/../verilog_src/uvm-1.ld/src/base/uvm_root.svh(430)

* Time: 440034 ns Iteration: 54 Instance: /top

* Break in Task uvm_pkg/uvm_root::run_test at C:/questasim&4_2021.1/win&4/../verilog_src/uvm-1.ld/src/base/uvm_root.svh line 430
```

19. Code coverage:

ALSU Statement coverage:

```
Statement Coverage:

Enabled Coverage

Statements

Hits Misses Coverage

-----

Statements

47

47

0

100.00%

Statement Coverage for instance /top/dut --
```

ALSU Branch coverage:

ALSU Toggle coverage:

19. Code coverage:

• SR Statement coverage:

SR Branch coverage:

```
        Statement Coverage:
        Enabled Coverage
        Bins
        Hits
        Misses Coverage

        Statements
        5
        5
        0
        100.00%
```

SR Toggle coverage:

20. ELSU Functional coverage:

Covergroups	1	na	na	100.0	30%		
Coverpoints/Crosses	20	na	na		na		
Covergroup Bins	72	72	0	100.6	90%		
Covergroup			Metr	ic	Goal	Bins	Status
Covergroup			Metr	ic	Goal	Bins	Status

20. SR Functional coverage:

21. Assertions:

Name	Fil	e(Line)			Failure	Pass
					Count	Count
/top/dut/SVA_:	nst/a_rst					
	als	u_asserti	ions.sv(7)	0	1
/top/dut/SVA_	nst/a1 als	u_asserti	lons.sv(126)	0	1
/top/dut/SVA_	nst/a2 als	u_asserti	ions.sv(127)	0	1
/top/dut/SVA_:	nst/a3 als	u_asserti	ions.sv(128)	0	1
/top/dut/SVA_:	nst/a4 als	u_asserti	ions.sv(129)	0	1
/top/dut/SVA_:	nst/a5 als	u_asserti	ions.sv(130)	0	1
/top/dut/SVA_:	nst/a6 als	u_asserti	ions.sv(131)	0	1
/top/dut/SVA_:	nst/a7 als	u_asserti	ions.sv(132)	0	1
/top/dut/SVA_:					0	1
/top/dut/SVA_	nst/a9 als	u_asserti	ions.sv(134)	0	1
/top/dut/SVA_	nst/a10	2 1 - 1 2				
	als	u_asserti	ions.sv(135)	0	1
/top/dut/SVA_:	nst/a11	() - 				
		u_asserti	ions.sv(136)	0	1
/top/dut/SVA_:		!!=#	ii.			
		u_asserti	ions.sv(137)	0	1
/top/dut/SVA_:						
		u_asserti	ions.sv(138)	0	1
/top/dut/SVA_:			**************************************			
i i i –		u_asserti	ions.sv(139)	0	1
/top/dut/SVA						
i i ī	als	u_asserti	ions.sv(140)	0	1
/top/dut/SVA_:			V-			
í í í –		u_asserti	ons.sv(141)	0	1
/top/dut/SVA_				/		
		u_asserti	ons.sv(142)	0	1
/top/dut/SVA_:						
		u_asserti	ions.sv(143)	0	1
/top/dut/SVA_					**	
		u asserti	ions.sv(144)	0	1
/sequence_pkg,			ALTERNATION AND ADDRESS.			
/ Jequence_pkb/		u_sequenc			0	1
/sequence_pkg,						
, sequence_pkg,		u_sequenc			0	1

22. Assertions coverage:

Name	Design Unit	Design UnitType	Lang	File(Line) Hit	s Status
/top/dut/SVA_inst/c1	SVA	Verilog	SVA	alsu_assertions.sv(147) '6 Covered
/top/dut/SVA_inst/c2	SVA	Verilog	SVA	alsu_assertions.sv(148) 8 Covered
/top/dut/SVA_inst/c3	SVA	Verilog	SVA	alsu_assertions.sv(149) 5 Covered
/top/dut/SVA_inst/c4	SVA	Verilog	SVA	alsu_assertions.sv(150) 0 Covered
/top/dut/SVA_inst/c5	SVA	Verilog	SVA	alsu_assertions.sv(151) 2 Covered
/top/dut/SVA_inst/c6	SVA	Verilog	SVA	alsu_assertions.sv(152) 4 Covered
/top/dut/SVA_inst/c7	SVA	Verilog	SVA	alsu_assertions.sv(153) 2 Covered
/top/dut/SVA_inst/c8	SVA	Verilog	SVA	alsu_assertions.sv(154) 2 Covered
/top/dut/SVA_inst/c9	SVA	Verilog	SVA	alsu_assertions.sv(155) 6 Covered
/top/dut/SVA_inst/c10	SVA	Verilog	SVA	alsu_assertions.sv(156) 4 Covered
/top/dut/SVA_inst/c11	SVA	Verilog	SVA	alsu_assertions.sv(
/top/dut/SVA_inst/c12	SVA	Verilog	SVA	alsu_assertions.sv(
/top/dut/SVA_inst/c13	SVA	Verilog	SVA	alsu_assertions.sv(
/top/dut/SVA_inst/c14	SVA	Verilog	SVA	alsu_assertions.sv(
/top/dut/SVA_inst/c15	SVA	Verilog	SVA	alsu_assertions.sv(
/top/dut/SVA_inst/c16	SVA	Verilog	SVA	alsu_assertions.sv(
/top/dut/SVA_inst/c17	SVA	Verilog	SVA	alsu_assertions.sv(
/top/dut/SVA_inst/c18	SVA	Verilog	SVA	alsu_assertions.sv(
/top/dut/SVA_inst/c19	SVA	Verilog	SVA	alsu_assertions.sv(