

يوسف أحمد محمد ابراهيم

Assignment 1

Question 1:

1. Design :

```
1  module adder (
2      input clk,
3      input reset,
4      input signed [3:0] A, // Input data A in 2's complement
5      input signed [3:0] B, // Input data B in 2's complement
6      output reg signed [4:0] C // Adder output in 2's complement
7      );
8
9      // Register output C
10     always @(posedge clk or posedge reset) begin
11         if (reset)
12             C <= 5'b0;
13         else
14             C <= A + B;
15     end
16
17 endmodule
```

2. verification plan :

A	B	C	D	E
Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
RESET_1	When the reset is asserted, output C should be low regardless value of A, B.	Directed at the start and the end of the simulation	-	assert_reset() task checks that output is 0 during reset.
ADDER_1	The sum of two maximum positive values should be correct (A = 7, B = 7, C = 14).	Directed test	-	check_result(14) verifies correct addition.
ADDER_2	The sum maximum positive value and maximum negative value should be correct (A = 7, B = -8, C = -1).	Directed test	-	check_result(-1) verifies correct addition.
ADDER_3	The sum maximum negative value and maximum positive value should be correct (A = -8, B = 7, C = -1).	Directed test	-	check_result(-1) verifies correct addition.
ADDER_4	The sum of 2 maximum negative values should be correct (A = -8, B = -8, C = -16).	Directed test	-	check_result(-16) verifies correct addition.
ADDER_5	The sum of 0 and maximum positive value should be correct (A = 0, B = 7, C = 7).	Directed test	-	check_result(7) verifies correct addition.
ADDER_6	The sum of maximum positive value and 0 should be correct (A = 7, B = 0, C = 7).	Directed test	-	check_result(7) verifies correct addition.
ADDER_7	The sum of 2 zeroes should be correct (A = 0, B = 0, C = 0).	Directed test	-	check_result(0) verifies correct addition.
ADDER_8	The sum of 0 and maximum negative value should be correct (A = 0, B = -8, C = -8).	Directed test	-	check_result(-8) verifies correct addition.
ADDER_9	The sum of maximum negative value and 0 should be correct (A = -8, B = 0, C = -8).	Directed test	-	check_result(-8) verifies correct addition.

3. Testbench :

```
1  module adder_tb();
2      bit signed [3:0]  A;
3      bit signed [3:0]  B;
4      bit signed [4:0]  C;
5      logic            clk;
6      logic            rst;
7
8      integer error_count, correct_count;
9
10     localparam MAXPOS = 4'b0111;
11     localparam MAXNEG = 4'b1000;
12
13     adder dut(clk, rst, A, B, C);
14
15     initial begin
16         clk = 0;
17         forever
18             #1 clk = ~clk;
19     end
20
21     initial begin
22         // reset test
23         rst = 1;
24         A = 0;
25         B = 0;
26         error_count = 0;
27         correct_count = 0;
28         assert_reset();
29
30         //TEST1
31         A = MAXPOS;
32         B = MAXPOS;
33         check_result(14);
```

3. Testbench :

```
35      //TEST2
36      A = MAXPOS;
37      B = MAXNEG;
38      check_result(-1);
39
40      //TEST3
41      A = MAXNEG;
42      B = MAXPOS;
43      check_result(-1);
44
45      //TEST4
46      A = MAXNEG;
47      B = MAXNEG;
48      check_result(-16);
49
50      //TEST5
51      A = 0;
52      B = MAXPOS;
53      check_result(7);
54
55      //TEST6
56      A = MAXPOS;
57      B = 0;
58      check_result(7);
59
60      //TEST7
61      A = 0;
62      B = 0;
63      check_result(0);
64
65      //TEST8
66      A = 0;
67      B = MAXNEG;
68      check_result(-8);
```


3. Testbench :

```
70      //TEST9
71      A = MAXNEG;
72      B = 0;
73      check_result(-8);
74
75      assert_reset();
76
77      $display("*** errors: %d, success: %d ***", error_count, correct_count);
78      $stop;
79  end
80
81
82  task assert_reset();
83      rst = 1;
84      check_result(0);
85      rst = 0;
86  endtask
87
88  task check_result(logic signed [4:0] C_exp);
89      @(negedge clk);
90      if(C != C_exp) begin
91          $display ("*** ERROR, A = %d, B = %d, C = %d", A, B, C, );
92          error_count = error_count + 1;
93      end
94      else
95          correct_count = correct_count + 1;
96  endtask
97  endmodule
```


4. Do file :

```
1  vlib work
2  vlog adder.v 1_adder_tb.sv +cover -covercells
3  vsim -voptargs=+acc work.adder_tb -cover
4  add wave *
5  coverage save adder_tb.ucdb -onexit -du work.adder
6  run -all
```


4. Do file :

```
1  vlib work
2  vlog adder.v 1_adder_tb.sv +cover -covercells
3  vsim -voptargs=+acc work.adder_tb -cover
4  add wave *
5  coverage save adder_tb.ucdb -onexit -du work.adder
6  run -all
```

5. Qesta sim wave snippets (decimal radix):



```
## *** errors: 0, success: 11 ***  
## ** Note: $stop      : l_adder_tb.sv(78)  
##    Time: 22 ns   Iteration: 1   Instance: /adder_tb  
## Break in Module adder_tb at l_adder_tb.sv line 78
```


6. Statement coverage report :

```
28 Statement Coverage:
29   Enabled Coverage      Bins    Hits    Misses Coverage
30   -----
31   Statements            3       3       0    100.00%
32
33 =====Statement Details=====
34
35 Statement Coverage for instance /\adder_tb#dut --
36
37   Line      Item      Count    Source
38   ----      -
39   File adder.v
40   1          module adder (
41
42   2          input  clk,
43
44   3          input  reset,
45
46   4          input  signed [3:0] A, // Input data A in 2's complement
47
48   5          input  signed [3:0] B, // Input data B in 2's complement
49
50   6          output reg signed [4:0] C // Adder output in 2's complement
51
52   7          );
53
54   8
55
56   9          // Register output C
57
58   10         1          13      always @(posedge clk or posedge reset) begin
59
60   11         if (reset)
61
62   12         1          4          C <= 5'b0;
63
64   13         else
65
66   14         1          9          C <= A + B;
67
68
69 Toggle Coverage:
70   Enabled Coverage      Bins    Hits    Misses Coverage
71   -----
72   Toggles               30      30       0    100.00%
```

7. Branch coverage report :

```

6  -----
7  ▾ Branch Coverage:
8      Enabled Coverage          Bins      Hits      Misses  Coverage
9      -----
10     Branches                  2        2        0    100.00%
11
12     =====Branch Details=====
13
14  ▾ Branch Coverage for instance /\adder_tb#dut
15
16      Line      Item          Count      Source
17      ----      -
18      File adder.v
19  ▾ -----IF Branch-----
20      11          1          13      Count coming in to IF
21      11          1           4      if (reset)
22
23      13          1           9      else
24
25  Branch totals: 2 hits of 2 branches = 100.00%

```


7. Toggle coverage report:

```

69  ✓ Toggle Coverage:
70      Enabled Coverage           Bins      Hits      Misses  Coverage
71      -----
72      Toggles                    30       30        0    100.00%
73
74      =====Toggle Details=====
75
76  ✓ Toggle Coverage for instance /\adder_tb#dut  --
77
78      Node           1H->0L      0L->1H  "Coverage"
79      -----
80      A[0-3]          1           1    100.00
81      B[0-3]          1           1    100.00
82  ✓ C[4-0]           1           1    100.00
83      clk            1           1    100.00
84      reset          1           1    100.00
85
86  Total Node Count    =        15
87  Toggled Node Count  =        15
88  Untoggled Node Count =         0
89
90  Toggle Coverage     =    100.00% (30 of 30 bins)
91
92
93  Total Coverage By Instance (filtered view): 100.00%

```

Question 2:

1. RTL code (after correction):

```
1  module priority_enc (  
2      input          clk,  
3      input          rst,  
4      input          [3:0] D,  
5      output reg     [1:0] Y,  
6      output reg     valid  
7  );  
8  
9  always @(posedge clk) begin  
10     if (rst) begin  
11         Y      <= 2'b0;  
12         valid  <= 0;  
13     end  
14     else begin  
15         casex (D)  
16             4'b1000: Y <= 0;  
17             4'bX100: Y <= 1;  
18             4'bXX10: Y <= 2;  
19             4'bXXX1: Y <= 3;  
20             4'b0000: Y <= 2'bxx;  
21         endcase  
22         valid <= (~|D)? 1'b0: 1'b1;  
23     end  
24 end  
25 endmodule
```


- **Errors fixed:**

- a. Missing reg datatype for the outputs and using them in always block. Caused a compilation error.
- b. Uninitialized **valid** at reset assertion. Caused the **valid** signal to remain at 1'bx.

2. Verification plan :

1	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	RESET	When the reset is asserted, outputs Y and valid should be low regardless value of D.	assert_reset() task that asserts rst to 1, wait then deassert rst to 0 at the beginning and end of the simulation.	-	assert_reset() task checks that output is 0 during reset.
3	TEST_1	output is correct at any value of D.	Exhaustive test to check all possible input combinations.	-	check_result() verifies correct output.


3. Testbench :

```
1  module priority_enc_tb();
2      logic [3:0] D;
3      logic      clk;
4      logic      rst;
5      logic [1:0] Y;
6      logic      valid;
7
8
9      logic [1:0] Y_exp;
10     integer error_count, correct_count;
11
12     priority_enc dut(clk, rst, D, Y, valid);
13
14     initial begin
15         clk = 0;
16         forever
17             #1 clk = ~clk;
18     end
19
20     integer i;
21     initial begin
22         //RESET test
23         D = 0;
24         error_count = 0;
25         correct_count = 0;
26         assert_reset();
27
28         //TEST_1
29         check_result(2'bxx, 0);
30         for(i = 1; i < 16; i = i + 1) begin
31             D = i;
32             casex (D)
33                 4'b1000: Y_exp = 0;
34                 4'bX100: Y_exp = 1;
35                 4'bXX10: Y_exp = 2;
36                 4'bXXX1: Y_exp = 3;
37             endcase
38             check_result(Y_exp, 1);
39         end
40         D = 0;
41         check_result(2'bxx, 0);
42         assert_reset();
43
44         $display("*** errors: %0d, success: %0d ***", error_count, correct_count);
45         $stop;
46     end
47
48     task assert_reset();
49         rst = 1;
50         check_result(0, 0);
51         rst = 0;
52     endtask
53
54     task check_result(logic [1:0]Y_exp, logic valid_exp);
55         @(negedge clk);
56         if(Y != Y_exp || valid != valid_exp) begin
57             error_count = error_count + 1;
58             $display ("*** ERROR! D = %0d, rst = %0d, Y = %0d, valid = %0d ***", D, rst, Y, valid);
59         end
60         else
61             correct_count = correct_count + 1;
62     endtask
63
64 endmodule
```


4. Do file :

```
1  vlib work
2  vlog 2_priority_enc.v 2_priority_enc_tb.sv +cover -covercells
3  vsim -voptargs=+acc work.priority_enc_tb -cover
4  add wave *
5  coverage save priority_enc_tb.ucdb -onexit -du work.priority_enc
6  run -all
```


5. Questasim snippets (decimal radix):



```
using alternate file. ./w101j4ew
# *** errors: 0, success: 19 ***
# ** Note: $stop      : 2_priority_enc_tb.sv(45)
#    Time: 38 ns  Iteration: 1  Instance: /priority_enc_tb
# Break in Module priority_enc_tb at 2_priority_enc_tb.sv line 45
```


6. Statement coverage report :

```
34
35 Statement Coverage:
36   Enabled Coverage          Bins      Hits      Misses  Coverage
37   -----
38   Statements                8        8          0   100.00%
39
40 =====Statement Details=====
41
42 Statement Coverage for instance /\priority_enc_tb#dut  --
43
44   Line      Item              Count      Source
45   ----      -
46   File 2_priority_enc.v
47   9          1              19
48   11         1              2
49   12         1              2
50   16         1              1
51   17         1              2
52   18         1              4
53   19         1              8
54   21         1             17
```

7. Branch coverage report :

```
5  Design Unit: work.priority_enc
6  =====
7  Branch Coverage:
8  | Enabled Coverage      Bins    Hits    Misses  Coverage
9  | -----
10 | Branches              7       7       0    100.00%
11 |
12 | =====Branch Details=====
13 |
14 | Branch Coverage for instance /\priority_enc_tb#dut
15 |
16 | | Line      Item              Count    Source
17 | | ----      ----              -
18 | | File 2_priority_enc.v
19 | | -----IF Branch-----
20 | | 10              19    Count coming in to IF
21 | | 10              1       2
22 | | 14              1      17
23 | | Branch totals: 2 hits of 2 branches = 100.00%
24 |
25 | -----CASE Branch-----
26 | | 15              17    Count coming in to CASE
27 | | 16              1       1
28 | | 17              1       2
29 | | 18              1       4
30 | | 19              1       8
31 | | 20              2    All False Count
32 | | Branch totals: 5 hits of 5 branches = 100.00%
```


8. Toggle coverage report :

```

55  ✓ Toggle Coverage:
56      Enabled Coverage          Bins      Hits      Misses  Coverage
57      -----
58      Toggles                   18       18         0    100.00%
59
60      =====Toggle Details=====
61
62  ✓ Toggle Coverage for instance /\priority_enc_tb#dut  --
63
64      Node          1H->0L      0L->1H  "Coverage"
65      -----
66      D[0-3]         1           1    100.00
67  ✓ Y[1-0]          1           1    100.00
68      clk            1           1    100.00
69      rst            1           1    100.00
70      valid          1           1    100.00
71
72  Total Node Count    =          9
73  Toggled Node Count =          9
74  Untoggled Node Count =         0
75
76  Toggle Coverage     =    100.00% (18 of 18 bins)
77
78
79  Total Coverage By Instance (filtered view): 100.00%

```

Question 3:

1. RTL code :

```
1  module ALU_4_bit (  
2      input  clk,  
3      input  reset,  
4      input  [1:0] Opcode,    // The opcode  
5      input  signed [3:0] A,  // Input data A in 2's complement  
6      input  signed [3:0] B,  // Input data B in 2's complement  
7  
8      output reg signed [4:0] C // ALU output in 2's complement  
9  
10     );  
11  
12     reg signed [4:0]      Alu_out; // ALU output in 2's complement  
13  
14     localparam          Add          = 2'b00; // A + B  
15     localparam          Sub          = 2'b01; // A - B  
16     localparam          Not_A        = 2'b10; // ~A  
17     localparam          ReductionOR_B = 2'b11; // |B  
18  
19     // Do the operation  
20     always @* begin  
21         case (Opcode)  
22             Add:          Alu_out = A + B;  
23             Sub:          Alu_out = A - B;  
24             Not_A:        Alu_out = ~A;  
25             ReductionOR_B: Alu_out = |B;  
26             default:      Alu_out = 5'b0;  
27         endcase  
28     end // always @ *  
29  
30     // Register output C  
31     always @(posedge clk or posedge reset) begin  
32         if (reset)  
33             C <= 5'b0;  
34         else  
35             C <= Alu_out;  
36     end  
37 endmodule
```


2. Verification plan :

1	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	RESET_TEST	When the reset is asserted, outputs C should be low.	<code>assert_reset()</code> task that asserts rst to 1, wait then deassert rst to 0 at the beginning and end of the simulation.	-	<code>check_result()</code> task checks that output is 0 during reset.
3	ADD_TEST	Output C should be equal to the sum of inputs A and B at the extreme boundary values of the 4-bit signed range.	Directed test, drive all combinations of inputs at extreme values (MAXPOS, MAXNEG) and 0;	-	<code>check_result()</code> verifies correct output.
4	SUB_TEST	Output C should be equal to the subtraction of inputs A and B at the extreme boundary values values of the 4-bit signed range.	Directed test, drive all combinations of inputs at extreme values (MAXPOS, MAXNEG) and 0;		<code>check_result()</code> verifies correct output.
5	INVERT_TEST	Output C should be equal to the bitwise inversion of the input A at extreme boundary values and one-hot combinations.	Directed test, drive the input A at extreme values (4'b1111, 4'b0000) and all one-hot values.		<code>check_result()</code> verifies correct output.
6	RED_OR_TEST	Output C should be equal to the reduction or of the input B at extreme boundary values and one-hot combinations.	Directed test, drive the input B at extreme values (4'b1111, 4'b0000) and all one-hot values.		<code>check_result()</code> verifies correct output.

3. Testbench :

```
1  module ALU_tb();
2      logic          clk;
3      logic          reset;
4      logic          [1:0] Opcode;
5      logic signed [3:0] A;
6      logic signed [3:0] B;
7      logic signed [4:0] C;
8
9      integer correct_count, error_count;
10
11     localparam MAXPOS = 4'b0111;
12     localparam MAXNEG = 4'b1000;
13
14     ALU_4_bit dut(clk, reset, Opcode, A, B, C);
15
16     initial begin
17         clk = 0;
18         forever
19             #1 clk = ~clk;
20     end
21
22     integer i;
23     initial begin
24         correct_count = 0;
25         error_count = 0;
26         Opcode = 0;
27         A = 0;
28         B = 0;
29         //reset test
30         assert_reset();
31     end
```



```
//addition test
Opcode = 0;

A = MAXPOS;
B = MAXPOS;
check_result(14);

A = MAXPOS;
B = MAXNEG;
check_result(-1);

A = MAXPOS;
B = 0;
check_result(7);

A = MAXNEG;
B = MAXPOS;
check_result(-1);

A = MAXNEG;
B = MAXNEG;
check_result(-16);

A = MAXNEG;
B = 0;
check_result(-8);

A = 0;
B = MAXPOS;
check_result(7);

A = 0;
B = MAXNEG;
check_result(-8);

A = 0;
B = 0;
check_result(0);
```

```
//subtraction test
Opcode = 1;

A = MAXPOS;
B = MAXPOS;
check_result(0);

A = MAXPOS;
B = MAXNEG;
check_result(15);

A = MAXPOS;
B = 0;
check_result(7);

A = MAXNEG;
B = MAXPOS;
check_result(-15);

A = MAXNEG;
B = MAXNEG;
check_result(0);

A = MAXNEG;
B = 0;
check_result(-8);

A = 0;
B = MAXPOS;
check_result(-7);

A = 0;
B = MAXNEG;
check_result(8);

A = 0;
B = 0;
check_result(0);
```

```

//bitwise inversion test
Opcode = 2;

A = 4'b1111;
check_result(0);

A = 4'b0000;
check_result(-1);

for(i = 0; i < 4; i = i + 1) begin
    A    = 0;
    A[i] = 1;
    check_result(~A);
end

//red_OR test
Opcode = 3;

B = 4'b1111;
check_result(1);

B = 4'b0000;
check_result(0);

for(i = 0; i < 4; i = i + 1) begin
    B    = 0;
    B[i] = 1;
    check_result(|B);
end

//reset test
assert_reset();

//set_opcode back to 0
Opcode = 0;
A = $random;
B = $random;
check_result($signed(A + B));

$display("*** errors: %0d, success: %0d ***", error_count, correct_count);
$stop;
end

```

```

task assert_reset();
    reset = 1;
    check_result(0);
    reset = 0;
endtask

task check_result(logic signed [4:0] C_exp);
    @(negedge clk);
    if(C != C_exp) begin
        $display ("*** ERROR, A = %d, B = %d, C = %d, OPCODE = %d ***", A, B, C, Opcode);
        error_count = error_count + 1;
    end
    else
        correct_count = correct_count + 1;
endtask
endmodule


```


4. Do file :

signments / assignment1 / 4 - run5.do

```
1  vlib work
2  vlog 3_ALU.v 3_ALU_tb.sv +cover -covercells
3  vsim -voptargs=+acc work.ALU_tb -cover
4  add wave *
5  coverage save 3_ALU_tb.ucdb -onexit -du work.ALU_4_bit
6  coverage exclude -src 3_ALU.v -scope /ALU_tb/dut -line 26 -code b
7  coverage exclude -src 3_ALU.v -scope /ALU_tb/dut -line 26 -code s
8  run -all
```


5. Questasim snippets (decimal radix):



```
# *** errors: 0, success: 33 ***
# ** Note: $stop      : 3_ALU_tb.sv(154)
#    Time: 66 ns   Iteration: 1   Instance: /ALU_tb
# Break in Module ALU_tb at 3_ALU_tb.sv line 154
```

I have Excluded the default case from branch and statement coverage as it will never be reached because all possible cases are written.

6. Statement coverage report :

Statement Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Statements	8	8	0	100.00%
=====Statement Details=====				
Statement Coverage for instance /VALU_tb#dut --				
Line	Item	Count	Source	
----	----	-----	-----	
File 3_ALU.v				
1			module ALU_4_bit	
2			input clk,	
3			input reset,	
4			input [1:0] Opcode, // The opcode	
5			input signed [3:0] A, // Input data A in 2's complement	
6			input signed [3:0] B, // Input data B in 2's complement	
7				
8			output reg signed [4:0] C // ALU output in 2's complement	
9				
10			;	
11				
12			reg signed [4:0] Alu_out; // ALU output in 2's complement	
13				
14			localparam Add = 2'b00; // A + B	
15			localparam Sub = 2'b01; // A - B	
16			localparam Not_A = 2'b10; // ~A	
17			localparam ReductionOR_B = 2'b11; // B	
18				
19			// Do the operation	
20	1	32	always @* begin	
21			case (Opcode)	
22	1	11	Add: Alu_out = A + B;	
23	1	9	Sub: Alu_out = A - B;	
24	1	6	Not_A: Alu_out = ~A;	
25	1	6	ReductionOR_B: Alu_out = B;	
26			default: Alu_out = 5'b0;	
27			endcase	
28			end // always @ *	
29				
30			// Register output C	
31	1	33	always @(posedge clk or posedge reset) begin	
32			if (reset)	
33	1	4	C <= 5'b0;	
34			else	
35	1	29	C<= Alu_out;	

7. Branch coverage report :

Branch Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Branches	6	6	0	100.00%

=====Branch Details=====

Branch Coverage for instance /\ALU_tb#dut

Line	Item	Count	Source
----	----	----	-----
File 3_ALU.v			
-----CASE Branch-----			
21		32	Count coming in to CASE
22	1	11	Add: Alu_out = A + B;
23	1	9	Sub: Alu_out = A - B;
24	1	6	Not_A: Alu_out = ~A;
25	1	6	ReductionOR_B: Alu_out = B;

Branch totals: 4 hits of 4 branches = 100.00%

-----IF Branch-----			
32		33	Count coming in to IF
32	1	4	if (reset)
34	1	29	else

Branch totals: 2 hits of 2 branches = 100.00%

8. Toggle coverage report :

```

▼ Toggle Coverage:
  Enabled Coverage      Bins      Hits      Misses  Coverage
  -----
  Toggles               44       44         0    100.00%

=====Toggle Details=====

▼ Toggle Coverage for instance /\ALU_tb#dut  --

```

	Node	1H->0L	0L->1H	"Coverage"
		-----	-----	-----
▼	A[0-3]	1	1	100.00
▼	Alu_out[4-0]	1	1	100.00
	B[0-3]	1	1	100.00
▼	C[4-0]	1	1	100.00
	Opcode[0-1]	1	1	100.00
	clk	1	1	100.00
	reset	1	1	100.00

```

Total Node Count      =      22
Toggled Node Count    =      22
Untoggled Node Count  =       0

Toggle Coverage       =    100.00% (44 of 44 bins)

```

Question 4:

1. RTL code :

```
1  module DSP(A, B, C, D, clk, rst_n, P);
2  parameter OPERATION = "ADD";
3  input  [17:0] A, B, D;
4  input  [47:0] C;
5  input clk, rst_n;
6  output reg [47:0] P;
7
8  reg [17:0] A_reg_stg1, A_reg_stg2, B_reg, D_reg;
9  reg [18:0] adder_out_stg1;
10 reg [47:0] C_reg, mult_out;
11
12 always @(posedge clk or negedge rst_n) begin
13     if (!rst_n) begin
14         // reset
15         A_reg_stg1 <= 0;
16         A_reg_stg2 <= 0;
17         B_reg <= 0;
18         D_reg <= 0;
19         C_reg <= 0;
20         adder_out_stg1 <= 0;
21         mult_out <= 0;
22         P <= 0;
23     end
24     else begin
25         A_reg_stg1 <= A;
26         A_reg_stg2 <= A_reg_stg1;
27         B_reg <= B;
28         C_reg <= C;
29         D_reg <= D;
30         if (OPERATION == "ADD") begin
31             adder_out_stg1 <= D_reg + B_reg;
32             P <= mult_out + C_reg;
33         end
34         else if (OPERATION == "SUBTRACT") begin
35             adder_out_stg1 <= D_reg - B_reg;
36             P <= mult_out - C_reg;
37         end
38         mult_out <= A_reg_stg2 * adder_out_stg1;
39     end
40 end
41
42 endmodule
```


- **Errors fixed:**

- adder_out2** register has no benefit, the correct design should have one pipeline stage between adder and mult,
- C_reg** wasn't initialized when reset is on.
- adder_out1** signal is 18 bit size. It should be 19 bit width to avoid overflow case.

2. Verification plan :

1	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	RESET_TEST	When the reset is asserted, outputs C should be low.	assert_reset() task that asserts rst to 1, wait then deassert rst to 0 at the beginning and end of the simulation.	-	check_result() task checks that output is 0 during reset.
3	ADD_TEST	Output P should be equal to $((B+D)*A)+C$.	randomized values for A, B, C, D every 4 cycle.	-	check_result() checks the value of the output every 4cycle using a golden model.

3. Testbench :

```
1  module DSP_tb();
2
3      logic [17:0] A, B, D;
4      logic [47:0] C;
5      logic        clk;
6      logic        rst_n;
7      logic [47:0] P;
8      logic [47:0] P_exp;
9
10     integer correct_count, error_count;
11
12     DSP dut(A, B, C, D, clk, rst_n, P);
13
14     initial begin
15         clk = 0;
16         forever
17             #1 clk = ~clk;
18     end
19
20     initial begin
21         A = 0;
22         B = 0;
23         D = 0;
24         C = 0;
25         correct_count = 0;
26         error_count   = 0;
27
28         //Reset check
29         rst_n = 0;
30         check_result();
31         rst_n = 1;
32
33         //ADD test
34         repeat(20) begin
35             A = $random;
36             B = $random;
37             D = $random;
38             C = {$random, $random};
39             check_result();
40         end
41     end
42 end
```



```

42 //Reset check
43 rst_n = 0;
44 check_result();
45 rst_n = 1;
46
47 $display("*** errors: %0d, success: %0d ***", error_count, correct_count);
48 $stop;
49 end
50
51 task check_result();
52 repeat(4) @(negedge clk);
53 if(!rst_n)
54     P_exp = 0;
55 else
56     P_exp = (((B+D)*A)+C);
57
58 if(P != P_exp) begin
59     $display("*** ERROR! B = %d D = %d A = %d C = %d P = %d, Expected: %d ***", B, D, A, C, P, P_exp);
60     error_count = error_count + 1;
61 end
62 else
63     correct_count = correct_count + 1;
64 endtask
65 endmodule

```


4. Do file :

```

1 vlib work
2 vlog 4_DSP.v 4_DSP_tb.sv +cover -covercells
3 vsim -voptargs=+acc work.DSP_tb -cover
4 add wave *
5 coverage save 4_DSP_tb.ucdb -onexit -du work.DSP
6 coverage exclude -du DSP -togglenode C
7 coverage exclude -du DSP -togglenode {mult_out[37]}
8 coverage exclude -du DSP -togglenode {mult_out[38]}
9 coverage exclude -du DSP -togglenode {mult_out[39]}
10 coverage exclude -du DSP -togglenode {mult_out[40]}
11 coverage exclude -du DSP -togglenode {mult_out[41]}
12 coverage exclude -du DSP -togglenode {mult_out[42]}
13 coverage exclude -du DSP -togglenode {mult_out[43]}
14 coverage exclude -du DSP -togglenode {mult_out[44]}
15 coverage exclude -du DSP -togglenode {mult_out[45]}
16 coverage exclude -du DSP -togglenode {mult_out[46]}
17 coverage exclude -du DSP -togglenode {mult_out[47]}
18 run -all

```


5. Questasim snippets (hex radix) :



```
# Using alternate file: ./wlfti50bde
# *** errors: 0, success: 22 ***
# ** Note: $stop      : 4_DSP_tb.sv(48)
# Time: 176 ns Iteration: 1 Instance: /DSP_tb
# Break in Module DSP_tb at 4_DSP_tb.sv line 48
```

*I excluded **mult_out[36:47]** from the coverage report because they area always equal 0;*

6. Statement coverage report :

```
27
28  Statement Coverage:
29      Enabled Coverage      Bins      Hits      Misses      Coverage
30      -----
31      Statements           17       17         0      100.00%
32
33      =====Statement Details=====
34
35  Statement Coverage for instance /\DSP_tb#dut  --
36
37      Line      Item      Count      Source
38      ----      -
39  File 4_DSP.v
40      1
41      module DSP(A, B, C, D, clk, rst_n, P);
42      2
43      parameter OPERATION = "ADD";
44      3
45      input  [17:0] A, B, D;
46      4
47      input  [47:0] C;
48      5
49      input clk, rst_n;
50      6
51      output reg  [47:0] P;
52      7
53
54      8
55      reg  [17:0] A_reg_stg1, A_reg_stg2, B_reg, D_reg;
56      9
57      reg  [18:0] adder_out_stg1;
58      10
59      reg  [47:0] C_reg, mult_out;
60      11
61
62      12      1      84      always @(posedge clk or negedge rst_n) begin
63
64      13
65      if (!rst_n) begin
66      14
67      // reset
68      15      1      4      A_reg_stg1 <= 0;
69
70      16      1      4      A_reg_stg2 <= 0;
71
72      17      1      4      B_reg <= 0;
73
74      18      1      4      D_reg <= 0;
75
76      19      1      4      C_reg <= 0;
```

```

77         adder_out_stg1 <= 0;
78     20         1         4
79
80     21         1         4         mult_out <= 0;
81
82     22         1         4         P <= 0;
83
84     23                                     end
85
86     24                                     else begin
87
88     25         1         80         A_reg_stg1 <= A;
89
90     26         1         80         A_reg_stg2 <= A_reg_stg1;
91
92     27         1         80         B_reg <= B;
93
94     28         1         80         C_reg <= C;
95
96     29         1         80         D_reg <= D;
97
98     30                                     if (OPERATION == "ADD") begin
99
100    31         1         80         adder_out_stg1 <= D_reg + B_reg;
101
102    32         1         80         P <= mult_out + C_reg;
103
104    33                                     end
105
106    34                                     else if (OPERATION == "SUBTRACT") begin
107
108    35         adder_out_stg1 <= D_reg - B_reg;
109
110    36         P <= mult_out - C_reg;
111
112    37                                     end
113
114    38         1         80         mult_out <= A_reg_stg2 * adder_out_stg1;
115

```


7. Branch coverage report :

```
7 Branch Coverage:
8   Enabled Coverage          Bins    Hits    Misses  Coverage
9   -----
10  Branches                  2      2      0    100.00%
11
12  =====Branch Details=====
13
14  Branch Coverage for instance /\DSP_tb#dut
15
16      Line      Item          Count    Source
17      ----      -
18  File 4_DSP.v
19  -----IF Branch-----
20      13          1          84    Count coming in to IF
21      13          1           4    if (!rst_n) begin
22
23      24          1          80    else begin
24
25  Branch totals: 2 hits of 2 branches = 100.00%
```

8. Toggle coverage report :

```
117  ✓ Toggle Coverage:
118      Enabled Coverage      Bins      Hits      Misses  Coverage
119      -----
120      Toggles                560      560          0   100.00%
121
122      =====Toggle Details=====
123
124  ✓ Toggle Coverage for instance /\DSP_tb#dut  --
125
126      Node      1H->0L      0L->1H  "Coverage"
127      -----
128      A[0-17]          1          1    100.00
129      A_reg_stg1[17-0]  1          1    100.00
130  ✓ A_reg_stg2[17-0]  1          1    100.00
131      B[0-17]          1          1    100.00
132      B_reg[17-0]       1          1    100.00
133  ✓ C_reg[47-0]       1          1    100.00
134      D[0-17]          1          1    100.00
135  ✓ D_reg[17-0]       1          1    100.00
136      P[47-0]          1          1    100.00
137  ✓ adder_out_stg1[18-0]  1          1    100.00
138      clk              1          1    100.00
139  ✓ mult_out[36-0]     1          1    100.00
140      rst_n            1          1    100.00
141
142  Total Node Count      =      280
143  Toggled Node Count    =      280
144  Untoggled Node Count  =         0
145
146  Toggle Coverage      =    100.00% (560 of 560 bins)
147
148
149  Total Coverage By Instance (filtered view): 100.00%
150
```