# يوسف أحمد محمد ابراهيم

# Assignment 3

Extra

## Question 1:

1. Design:

```
module tb1();
    int j;
    int q[$];
    initial begin
        j = 1;
        q = {0, 2, 5};
        q.insert(1, j);
        display("q = %p", q);
        q.delete(1);
        display("q = %p", q);
        q.push front(7);
        display("q = %p", q);
        q.push back(9);
        $display("q = %p", q);
        j = q.pop_front();
        $display("q = %p, j = %0d", q, j);
        j = q.pop_back();
        $display("q = %p, j = %0d", q, j);
        q.reverse();
        $display("reverse q = %p", q);
        q.rsort();
        $display("rsort q = %p", q);
        q.shuffle();
        $display("shuffle q = %p" , q);
    end
endmodule
```

#### 2. Result:

```
# q = '{0, 1, 2, 5}
# q = '{0, 2, 5}
# q = '{7, 0, 2, 5}
# q = '{7, 0, 2, 5, 9}
# q = '{0, 2, 5, 9}, j = 7
# q = '{0, 2, 5}, j = 9
# reverse q = '{5, 2, 0}
# rsort q = '{5, 2, 0}
# shuffle q = '{2, 0, 5}
```

## Question 2:

### 1. RTL Design:

```
module adder (
    input clk,
    input reset,
    input signed [3:0] A, // Input data A in 2's complement
    input signed [3:0] B, // Input data B in 2's complement
    output reg signed [4:0] C // Adder output in 2's complement
    );

// Register output C
    always @(posedge clk or posedge reset) begin
    if (reset)
        C <= 5'b0;
        else
        C <= A + B;
    end

endmodule</pre>
```

#### 2. Testbench:

```
import adder_pkg::*;
module adder_tb();
   bit signed [3:0]
                      A;
   bit signed [3:0]
                       В;
   bit signed [4:0]
   bit
              clk;
    logic
              rst;
    integer error_count, correct_count;
    localparam MAXPOS = 4'b0111;
    localparam MAXNEG = 4'b1000;
    adder dut(clk, rst, A, B, C);
    initial begin
        clk = 0;
        forever
            #1 clk = ~clk;
    end
    rand_input ri;
    initial begin
        ri = new(clk);
        A = 0;
        B = 0;
        error_count = 0;
        correct_count = 0;
        assert_reset();
        for (int i = 0; i < 200; i++) begin
            assert(ri.randomize());
            A = ri.A;
            B = ri.B;
            rst = ri.rst;
            check_result(A + B);
        end
        $display("errors: %d, success: %d", error_count, correct_count);
        $stop;
    end
```

#### 2. Testbench:

```
task assert_reset();
             rst = 1;
47
             check_result(0);
48
             rst = 0;
19
         endtask
50
51
         task check_result(logic signed [4:0] C_exp);
52
             if(rst) C_exp = 0;
53
             @(negedge clk);
                  if(C != C_exp) begin
54
                      $display ("*** ERROR, A = %d, B = %d, C = %d", A, B, C, );
55
56
                      error_count = error_count + 1;
57
                  end
58
                  else
59
                      correct_count = correct_count + 1;
50
         endtask
51
52
         always @(posedge clk) begin
53
             if(!rst) begin
54
                  ri.cg_A.sample();
55
                  ri.cg_B.sample();
56
             end
57
         end
58
     endmodule
```


### 3. Verification Plan:

1	Label	Design Requirement Description	Stimulus Generation	<b>Functional Coverage</b>	Functionality Check
2	RESET_1	When the reset is asserted, output C should be low regardless value of A, B.	Directed at the start and the end of the simulation	-	assert_reset() task checks that output is 0 during reset.
3	RANDOMIZED	C always equal to a + b if no reset	using class to random values	two covergroups with 2 coverpoints each, first coverpoint contain bins for ZERO MAXPOS and MAXNEG and a default, second coverpoint contains bins for (0 > MAXPOS) (MAXPOS > MAXNEG) and (MAXNEG > MAXPOS)	check_result task checks for the correct output.

#### 4. Do file:

```
vlib work
vlog 2_adder_pkg.sv 2_adder.v 2_adder_tb.sv +cover -covercells
vsim -voptargs=+acc work.adder_tb -cover
add wave *
coverage save adder_tb.ucdb -onexit
run -all
```

### 5. Questasim snippet:



```
# errors: 0, success: 201
# ** Note: $stop : 2_adder_tb.sv(42)
# Time: 402 ns Iteration: 1 Instance: /adder_tb
# Break in Module adder_tb at 2_adder_tb.sv line 42
```

### 6. statement coverage:

```
∨ Statement Coverage:
    Enabled Coverage
                                            Misses Coverage
                                               0 100.00%
    Statements


∨ Statement Coverage for instance /adder_tb/dut --

               Item
   File 2_adder.v
                                              module adder (
                                                 input clk,
                                                 input reset,
                                                 input signed [3:0] A, // Input data A in 2's complement
                                                 input signed [3:0] B, // Input data B in 2's complement
                                                 output reg signed [4:0] C // Adder output in 2's complement
    6
                                                // Register output C
                                       220
                                                always @(posedge clk or posedge reset) begin
    10
                                                   if (reset)
                                                    C <= 5'b0;
                                                   else
    13
                                       179
                                                    C <= A + B;
```

## 7. Branch coverage:

```
Branch Coverage:
                              Hits Misses Coverage
  Enabled Coverage
                       Bins
                         2
                                2
                                    0 100.00%
  Branches
Branch Coverage for instance /adder_tb/dut
  Line
          Item
                             Count
                                   Source
File 2_adder.v
-----IF Branch-----
                               220    Count coming in to IF
41    if (reset)
  11
  11
                                        if (reset)
13
                               179
                                        else
Branch totals: 2 hits of 2 branches = 100.00%
```

### 8. Toggle coverage:



## 9. Functional coverage:

340 V	Covergroup Coverage:						
341 ~	Covergroups	2	na	na	100.00%		
342 V	Coverpoints/Crosses	4	na	na	na too now		
343	Covergroup Bins	12	12	0	100.00%		
	Covergroup			Metri	c Goal	Bins	Status
346							
347 ×							
348 ×	TYPE /adder_pkg/rand_input/cg_A			100.00			Covered
349	covered/total bins:				6 6 9 6		
350 351	missing/total bins: % Hit:			100.00			
352 ×	Coverpoint al			100.00			Covered
353	covered/total bins:				3 3		7- 8-
354	missing/total bins:				3		
355	% Hit:			100.00			
356 ×	Coverpoint a2 covered/total bins:			100.00	% 100 3 3		Covered
358	missing/total bins:				9 3		
359	% Hit:			100.00			
360 ×	Covergroup instance \/adder_pkg:	:rand_inp	ut::cg_A				.5
361				100.00			Covered
362	covered/total bins:				6 6 9 6		
363 364	missing/total bins: % Hit:			100.00	200		
365 V	Coverpoint a1			100.00			Covered
366	covered/total bins:				3 3		
367	missing/total bins:				9 3		
368	% Hit:			100.00			12.7
369 370	bin zero			31			Covered Covered
371	bin maxpos bin maxneg			4		-	Covered
372	default bin range			5			Occurred
373 ×	Coverpoint a2			100.00	% 100		Covered
374	covered/total bins:				3 3		
375	missing/total bins:				3		
376 377	% Hit: bin data0 max			100.00			Covered
378	bin data_max_min			1			Covered
379	bin data_min_max			1	0 1		Covered
380 ∨	TYPE /adder_pkg/rand_input/cg_B			100.00	100		Covered
381	covered/total bins:				6 6		
382	missing/total bins: % Hit:			100.00	9 6 % 100		
384 ~	Coverpoint b1			100.00			Covered
385	covered/total bins:				3 3		376737
386	missing/total bins:				9 3		
387	% Hit:			100.00			
388 ∨	Coverpoint b2			100.00	% 100 3 3		Covered
389	covered/total bins: missing/total bins:				9 3		
391	% Hit:			100.00			
392 ∨	Covergroup instance \/adder_pkg:	:rand_inp	ut::cg_B				
393				100.00			Covered
394 395	covered/total bins: missing/total bins:				6 6 9 6		
395	missing/total bins: % Hit:			100.00			
397 ∨	Coverpoint b1			100.00			Covered
398	covered/total bins:				3 3		
399	missing/total bins:				9 3		
400	% Hit:			100.00			
401	bin zero bin maxpos			5( 2)			Covered Covered
403	bin maxpos bin maxneg			3			Covered
404	default bin range			7.			Occurred
405 🗸	Coverpoint b2			100.00			Covered
406	covered/total bins:				3 3		
407	missing/total bins:				9 3		
408 409	% Hit: bin data0 max			100.00	% 100 7 1		Covered
410	bin data max min				2 1		Covered
411	bin data_min_max				5 1		Covered

## Question 3:

### 1. RTL Design:

```
v module FSM_010(clk, rst, x, y, users_count);
         parameter IDLE = 2'b00;
         parameter ZERO = 2'b01;
11
         parameter ONE = 2'b10;
12
         parameter STORE = 2'b11;
13
14
         input clk, rst, x;
15
         output y;
         output reg [9:0] users count;
17
18
         reg [1:0] cs, ns;
19
20 🗸
         always @(*) begin
21 V
              case (cs)
22 V
                  IDLE:
23 ~
                      if(x)
                          ns = IDLE;
25 ~
                      else
                          ns = ZER0;
27 v
                  ZERO:
28 🗸
                      if (x)
29
                          ns = ONE;
                      else
31
                          ns = ZERO;
32 ~
                  ONE:
33 ~
                      if(x)
34
                          ns = IDLE;
35 🗸
                      else
36
                          ns = STORE;
37 V
                  STORE:
                      if(x)
                          ns = IDLE;
                      else
41
                          ns = ZER0;
42
                  default:
                            ns = IDLE;
43
             endcase
44
         end
```

### 1. RTL Design:

```
always @(posedge clk or posedge rst) begin
46 ~
              if(rst) begin
47 ~
                  cs <= IDLE;
48
49
              end
50 V
              else begin
51
                  cs <= ns;
52
              end
53
         end
54
         always @(posedge clk or posedge rst) begin
55 🗸
              if(rst) begin
56 ~
57
                  users_count <= 0;
58
              end
59 ~
              else begin
60 V
                  if (cs == STORE)
                      users_count <= users_count + 1;</pre>
61
62
              end
63
         end
64
         assign y = (cs == STORE)? 1:0;
65
66
     endmodule
67
```

#### 2. Testbench code:

```
import FSM_pkg::*;
v module FSM_010_tb();
      logic clk;
      logic rst;
      logic x;
      logic y;
      logic [9:0]users_count;
      logic y_exp;
      logic [9:0]users_count_exp;
      integer correct_count, error_count;
      fsm_transaction my_input;
      FSM_010 dut(.*);
      FSM_010_golden golden(clk, rst, x, y_exp, users_count_exp);
      initial begin
         clk = 0;
          forever
              #1 clk = ~clk;
      initial begin
          correct_count = 0;
          error_count = 0;
          x = 0;
          //reset_test
          rst = 1;
          check_result();
          //randomize test
          my_input = new(clk);
          repeat(10000) begin
              assert(my_input.randomize());
              rst = my_input.rst;
              x = my_input.x;
              check_result();
          $display("*** ERROR count: %0d, CORRECT count: %0d", error_count, correct_count);
      end
      task check_result();
          @(negedge clk);
          if(y != y_exp || users_count != users_count_exp) begin
              $display("*** ERROR! at time %0t, y = %0d, Expected = %0d***",
                  $time, y, y_exp);
              error_count++;
          end
          else
              correct_count++;
      endtask
  endmodule
```

## 3. Package:

```
package FSM_pkg;
         class fsm_transaction;
             rand logic x;
             rand logic rst;
             constraint c1 {
                  rst dist {1 := 1, 0 := 90};
                  x dist \{0 := 67, 1 := (100 - 67)\};
10
11
             covergroup cg_x (ref logic clk) @(posedge clk);
12 ~
                  coverpoint x {
13 V
                      bins tr = (0 \Rightarrow 1);
14
15
             endgroup
16
17
             function new(ref logic clk);
18
                  cg_x = new(clk);
19
20
              endfunction
21
         endclass
     endpackage
22
```


#### 4. Verification Plan:

1	Label	Design Requirement Description	Stimulus Generation	<b>Functional Coverage</b>	Functionality Check
2	RESET test	When the reset is asserted, outputs should be low.	Directed at the start and the end of the simulation, and called in radomization step.	•	check_result() task checks that output is 0 during reset.
3	RANDOMIZE test	Output of the dut design is equal to the output of the golden model	Randomized test using rand_stimuls class with constraints 90% deactive reset, 67% x = 1.	one Cover group with one coerpint on x has one bin of transition 0 => 1	check_result() verifies correct output using golden model.

#### 5. Do file:

```
vlib work
vlog 3_golden_model.sv 3_FSM_pkg.sv 3_FSM_010.v 3_FSM_tb.sv +cover -covercells
vsim -voptargs=+acc work.FSM_010_tb -cover
add wave *
coverage save 3_FSM_tb.ucdb -onexit -du work.FSM_010
coverage exclude -du FSM_010 -togglenode {users_count[6]}
coverage exclude -du FSM_010 -togglenode {users_count[7]}
coverage exclude -du FSM_010 -togglenode {users_count[8]}
coverage exclude -du FSM_010 -togglenode {users_count[9]}
run -all
```

### 6. Questasim wave:



```
# *** ERROR count: 0, CORRECT count: 10001
# ** Note: $stop : 3_FSM_tb.sv(46)
# Time: 20002 ns Iteration: 1 Instance: /FSM_010_tb
# Break in Module FSM_010_tb at 3_FSM_tb.sv line 46
```

## 7. Statement coverage:

180 V	Statement Cove Enabled Co		Bins	Hits	Misses Coverage
182 183					
184	Statement		17	17	0 100.00%
186					
188	Statement Cove	erage for instar	ice /\FSM_010	_tb#dut	
189 190	Line	Item		Count	Source
191 V	File 3_FSM_0 8	910.v			module FSM_010(clk, rst, x, y, users_count);
193 194	9				parameter IDLE = 2'b00;
195 196	10				parameter ZERO = 2'b01;
197 198	11				parameter ONE = 2'b10;
199 200	12				parameter STORE = 2'b11;
201	13				F
203	14				input clk, rst, x;
205					
206 207	15				output y;
208 209	16				output reg [9:0] users_count;
210 211	17				
212 213	18				reg [1:0] cs, ns;
214 215	19				9
216 217	20	1		10245	always @(*) begin
218 219	21				case (cs)
220 221	22				IDLE:
222 223	23				if (x)
224 225	24	1		1014	ns = IDLE;
226 227	25				else
228 229	26	1		1073	ns = ZERO;
230 231	27				ZERO:
232	28				if (x)
233 234	29	1		1785	ns = ONE;
235 236	30				else
237 238	31	1		1821	ns = ZERO;
239 240	32				ONE:
241 242	33				if (x)
243 244	34	1		1767	ns = IDLE;
245 246	35				else
247 248	36	1		1195	ns = STORE;
249 250	37				STORE:
251 252	38				if (x)
253 254	39	1		404	ns = IDLE;
255 256	40				else
257	***	culture in the same		Constitution of	

## 7. Statement coverage:

180 V	Statement Cove Enabled Co		Bins	Hits	Misses Coverage
182 183					
184	Statement		17	17	0 100.00%
186					
188	Statement Cove	erage for instar	ice /\FSM_010	_tb#dut	
189 190	Line	Item		Count	Source
191 V	File 3_FSM_0 8	910.v			module FSM_010(clk, rst, x, y, users_count);
193 194	9				parameter IDLE = 2'b00;
195 196	10				parameter ZERO = 2'b01;
197 198	11				parameter ONE = 2'b10;
199 200	12				parameter STORE = 2'b11;
201	13				F
203	14				input clk, rst, x;
205					
206 207	15				output y;
208 209	16				output reg [9:0] users_count;
210 211	17				
212 213	18				reg [1:0] cs, ns;
214 215	19				9
216 217	20	1		10245	always @(*) begin
218 219	21				case (cs)
220 221	22				IDLE:
222 223	23				if (x)
224 225	24	1		1014	ns = IDLE;
226 227	25				else
228 229	26	1		1073	ns = ZERO;
230 231	27				ZERO:
232	28				if (x)
233 234	29	1		1785	ns = ONE;
235 236	30				else
237 238	31	1		1821	ns = ZERO;
239 240	32				ONE:
241 242	33				if (x)
243 244	34	1		1767	ns = IDLE;
245 246	35				else
247 248	36	1		1195	ns = STORE;
249 250	37				STORE:
251 252	38				if (x)
253 254	39	1		404	ns = IDLE;
255 256	40				else
257	***	culture in the same		Constitution of	

## 7. Statement coverage:

200	40			CINC
257				and the second s
258 259	41	1	1185	ns = ZERO;
260 261	42	1	1	default: ns = IDLE;
262 263	43			endcase
264 265	44			end
266 267	45			
268 269	46	1	7505	always @(posedge clk or posedge rst) begin
270 271	47			if(rst) begin
272 273	48	1	200	cs <= IDLE;
274 275	49			end
276 277	50			else begin
278 279	51	1	7305	cs <= ns;
280 281	52			end
282	53			end
283	54			
285 286 287	55	1	5981	always @(posedge clk or posedge rst) begin
288	56			if(rst) begin
289 290 291	57	1	200	users_count <= 0;
292	58			end
293 294	59			else begin
295 296	60			if (cs == STORE)
297 298 299	61	1	1168	users_count <= users_count + 1;
300	62			end
301 302	63			end
303 304	64			
305 306	65	1	5828	assign y = (cs == STORE)? 1:0;
307				

## 8. Branch coverage:

Enabled Co		Bins Hits	Misses	Coverage
Branches		21 21	. 0	100.00%
		====Branch Details==		
Branch Coverag	ge for instanc	e /\FSM_010_tb#dut		
Line	Item	Count		
File 3_FSM_6				
24		CASE Branch- 10245		
21 22	1	2087		coming in to CASE IDLE:
27	1	3600	1	ZERO:
32	1	2962	! (	ONE:
37	1	1589		STORE:
42	1	1		default: ns = IDLE;
Branch totals:	5 hits of 5	branches = 100.00%		
		IF Branch		
23		2087	Count	coming in to IF
23	1	1014		if (x)
25	1	1073		else
Branch totals:	2 hits of 2	branches = 100.00%		
		IF Branch		
28 28	1	3606 1785		coming in to IF if (x)
30	1	1821		else
Branch totals:	2 hits of 2	branches = 100.00%		
		IF Branch		
33		2962		coming in to IF
33	1	1767		if (x)
35	1	1195		else
Branch totals:	2 hits of 2	branches = 100.00%		
		IF Branch		
38		1589		coming in to IF
38	1	404		if (x)
40	1	1185		else
Branch totals:	2 hits of 2	branches = 100.00%		
		IF Branch		
47 47	1	7505 206		coming in to IF (rst) begin
50	1	7305	els	se begin
Branch totals:	2 hits of 2	branches = 100.00%		
		IF Branch		
56				coming in to IF
56	1	200		(rst) begin
59	1	5781	els	se begin
Branch totals	2 hits of 2	branches = 100.00%		
		100100/6		

## 8. Branch coverage:

```
81 \rightarrow -IF Branch-
82 | 60 | 5781 | Count coming in to IF
83 \rightarrow 60 | 1 | 1168 | if (cs == STORE)
84 | 4613 | All False Count
86 | Branch totals: 2 hits of 2 branches = 100.00%
87 | 88 \rightarrow -IF Branch-
89 | 65 | 5827 | Count coming in to IF
90 | 65 | 1 | 1185 | assign y = (cs == STORE)? 1:0;
91 | 92 | 65 | 2 | 4642 | assign y = (cs == STORE)? 1:0;
93 | Branch totals: 2 hits of 2 branches = 100.00%
```

### 9. FSM covergae:

```
FSM Coverage for instance /\FSM_010_tb#dut --
FSM ID: cs
  Current State Object : cs
   State Value MapInfo :
    State Name
                                Value
 22
                IDLE
                                    0
27
                ZERO
                                   1
32
                                   2
37
               STORE
 Covered States :
               State
                            Hit_count
                IDLE
                                 1517
                ZERO
                                 3036
                 ONE
                                 1767
                STORE
                                 1185
  Covered Transitions :
             Trans_ID
                             Hit_count
                                             Transition
                                            IDLE -> ZERO
26
                   0
                                 1053
                                             ZERO -> ONE
 29
                   1
                                 1767
                                             ZERO -> IDLE
                   2
                                   54
 48
 36
                   3
                                 1185
                                             ONE -> STORE
                                  582
                                             ONE -> IDLE
                                             STORE -> ZERO
 41
                   5
                                  768
 39
                                  417
                                             STORE -> IDLE
   Summary
                            Bins
                                     Hits
                                           Misses Coverage
      FSM States
                              4
                                              0 100.00%
      FSM Transitions
                                                0
                                                   100.00%
```

### 10. Toggle coverage:

```
Toggle Coverage:
                                   Hits
                                         Misses Coverage
   Enabled Coverage
                           Bins
                                         0 100.00%
   Toggles
                            28
                                    28
Toggle Coverage for instance /\FSM 010 tb#dut --
                                    Node 1H->0L 0L->1H "Coverage"
                                         1 1 1 1 1 1 1 1 1 1 1 1
                                                                100.00
                                  cs[1-0]
                                                                100.00
                                  ns[1-0]
                                                                100.00
                                                                100.00
                           users_count[5-0]
                                                                100.00
                                                1
                                                          1
                                                                100.00
                                                                100.00
                        14
Total Node Count
Toggled Node Count =
                        14
Untoggled Node Count =
               = 100.00% (28 of 28 bins)
Toggle Coverage
Total Coverage By Instance (filtered view): 100.00%
```

## 10. Functional coverage:

				1 may 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
(	Covergroup	Metric	Goal	Bins	Status
	TYPE /FSM_pkg/fsm_transaction/cg_x	100.00%	100		Covered
	covered/total bins:	1	1		
	missing/total bins:	0	1		
	% Hit:	100.00%	100		
	Coverpoint x	100.00%	100		Covered
	covered/total bins:	1	1		
	missing/total bins:	0	1		
	% Hit:	100.00%	100		
	Covergroup instance \/FSM_pkg::fsm_transact	ion::cg_x			
		100.00%	100		Covered
	covered/total bins:	1	1		
	missing/total bins:	0	1		
	% Hit:	100.00%	100		
	Coverpoint x	100.00%	100		Covered
	covered/total bins:	1	1		
	missing/total bins:	0	1		
	% Hit:	100.00%	100		
	bin tr	2209	1		Covered

## Question 4:

### 1. Design:

#### 2. Result:

```
# Number of elements in memory = 4
# mem[0] = a50400
# mem[400] = 123456
# mem[401] = 789abc
# mem[fffff] = fle2d
```

## Question 5:

### 1. Design:

```
1 ~ module struct e();
         typedef bit [6:0] ubyte t;
         typedef struct {
             ubyte_t header;
             ubyte t cmd;
             ubyte_t data;
             ubyte_t crc;
         } packet;
10
11
         packet my_packet;
13
         initial begin
             my_packet.header = 7'h5A;
15
             $display("my_packet.header = %h", my_packet.header);
16
             $display("my_packet.header = %p", my_packet);
         end
18
     endmodule
19
```

#### 2.Result:

```
VSIM 23> run -all
# my_packet.header = 5a
# my_packet.header = '{header:90, cmd:0, data:0, crc:0}
```