يوسف أحمد محمد ابراهيم

Assignment 3

Question 1:

1. RTL design:

```
import ALU pkg::*;
     module ALU(operand1, operand2, clk, rst, opcode, out);
     input byte operand1, operand2;
     input clk, rst;
     input opcode_e opcode;
     output byte out;
     always @(posedge clk) begin
          if (rst)
10
11
              out <= 0:
12
          else
              case (opcode)
13
                  ADD: out <= operand1 + operand2;
14
                  SUB: out <= operand1 - operand2;</pre>
15
                  MULT:out <= operand1 * operand2;
16
17
                  DIV: out <= operand1 / operand2;
18
                  default: out <= 0;</pre>
19
              endcase
20
     end
     endmodule
21
```

The design is working properly.

2. Verification plan:

-31		Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	RESET test	When the reset is asserted, outputs should be low.	Directed at the start and the end of the simulation, and called in radomization step.		assert_reset() asserts reset, wait and check, deactivate reset.
3	RANDOMIZE test	Output of the dut design is equal to the output of the golden model	Randomized test using transaction class with a constraint to make operand1 and operand2 equal {MAXPOS< MAXNEG< ZERO} most of the time. and reset to be inactive most of the time.	coverpoints for operand1 and opcode.	check_result() verifies correct output using golden model.

3. package code:

```
package ALU_pkg;
    typedef enum {ADD, SUB, MULT, DIV} opcode_e;
    parameter byte MAX POS = 127;
    parameter byte MAX NEG = -128;
    parameter byte ZERO = 0;
    class transaction;
        rand opcode_e opcode;
        rand byte operand1;
        rand byte operand2;
        rand bit rst;
        bit clk;
        constraint operands {
            operand1 dist {MAX_POS := 3, MAX_NEG := 3, ZERO := 3, [-128:127] :/3 };
        covergroup COVCODE @(posedge clk);
            cp1: coverpoint operand1 {
                bins max_neg = {-128};
                bins max_pos = \{127\};
                bins zero = {0};
                bins misc = default;
            cp2: coverpoint opcode {
                bins add_sub = {ADD, SUB};
                bins add_sub2 = (ADD => SUB);
                illegal_bins no_div = {DIV};
            cp3: cross cp1, cp2 {
                option.weight = 5;
                option.cross_auto_bin_max = 0;
                bins x1 = binsof(cp1.max_pos) && binsof(cp2.add_sub);
                bins x2 = binsof(cp1.max_neg) && binsof(cp2.add_sub);
        endgroup
        function new();
            COVCODE = new();
        endfunction
    endclass
endpackage
```

```
import ALU_pkg::*;
module ALU_tb();
    transaction obj = new();
    byte operand1;
   byte operand2;
    opcode_e opcode;
    byte out;
    byte out_expected;
    bit clk, rst;
    integer correct_count, error_count;
    initial begin
        clk = 0;
        forever begin
            #1 clk = ~clk;
            obj.clk = clk;
        end
    end
    ALU DUT(operand1, operand2, clk, rst, opcode, out);
    initial begin
        correct_count = 0;
        error_count = 0;
        assert_rst();
        repeat (32) begin
            assert(obj.randomize());
            operand1 = obj.operand1;
            operand2 = obj.operand2;
            opcode = obj.opcode;
            rst = obj.rst;
            @(negedge clk);
            golden_model();
            check_result();
        $display("Correct count: %0d, error count: %0d", correct_count, error_count);
        $stop();
    end
```


```
task golden_model();
         if (rst)
            out_expected = 0;
        else begin
            case (opcode)
                ADD: out_expected = operand1 + operand2;
                SUB: out_expected = operand1 - operand2;
                MULT:out_expected = operand1 * operand2;
                DIV: out_expected = operand1 / operand2;
            endcase
    endtask
    task assert_rst();
        @(negedge clk);
       check_result();
       rst = 0;
    endtask
    task check result();
        if (out !== out_expected) begin
            $display("*** %t : Test failed! expected %0d, got %0d ***", $time, out_expected, out);
            error_count++;
        end else
           correct_count++;
    endtask
endmodule
```

5. Do file:

```
vlib work
vlog 1_PKG.sv 1_ALU.sv 1_ALU_tb.sv +cover -covercells
vsim -voptargs=+acc work.ALU_tb -cover
add wave *
coverage save 1_ALU_tb.ucdb -onexit
coverage exclude -src 1_ALU.sv -line 18 -code s
coverage exclude -src 1_ALU.sv -line 18 -code b
run -all
```

Excluded default case as it will never occur.

6. Qesta sim wave snippets (decimal radix)



```
* Error: (vsim-8565) Illegal state bin was hit at value-DIV. The bin counter for the illegal bin '\/ALU_pkg::transaction::COVCODE .cp2.no_div' is 1.

* Time: 5 ns Iteration: 0 Region: /ALU_pkg::transaction::#COVCODE#

* Error: (vsim-8565) Illegal state bin was hit at value-DIV. The bin counter for the illegal bin '\/ALU_pkg::transaction::COVCODE .cp2.no_div' is 2.

* Time: 33 ns Iteration: 0 Region: /ALU_pkg::transaction::#COVCODE#

* Error: (vsim-8565) Illegal state bin was hit at value-DIV. The bin counter for the illegal bin '\/ALU_pkg::transaction::COVCODE .cp2.no_div' is 3.

* Time: 39 ns Iteration: 0 Region: /ALU_pkg::transaction::#COVCODE#

* Error: (vsim-8565) Illegal state bin was hit at value-DIV. The bin counter for the illegal bin '\/ALU_pkg::transaction::COVCODE .cp2.no_div' is 4.

* Time: 45 ns Iteration: 0 Region: /ALU_pkg::transaction::#COVCODE#

* Time: 47 ns Iteration: 0 Region: /ALU_pkg::transaction::#COVCODE#

* Time: 47 ns Iteration: 0 Region: /ALU_pkg::transaction::#COVCODE#

* Error: (vsim-8565) Illegal state bin was hit at value-DIV. The bin counter for the illegal bin '\/ALU_pkg::transaction::COVCODE .cp2.no_div' is 5.

* Error: (vsim-8565) Illegal state bin was hit at value-DIV. The bin counter for the illegal bin '\/ALU_pkg::transaction::COVCODE .cp2.no_div' is 6.

* Time: 51 ns Iteration: 0 Region: /ALU_pkg::transaction::#COVCODE#

* Error: (vsim-8565) Illegal state bin was hit at value-DIV. The bin counter for the illegal bin '\/ALU_pkg::transaction::COVCODE .cp2.no_div' is 6.

* Time: 55 ns Iteration: 0 Region: /ALU_pkg::transaction::#COVCODE#

* Time: 55 ns Iteration: 0 Regi
```

```
# Correct count: 33, error count: 0
# ** Note: $stop : 1_ALU_tb.sv(42)
# Time: 66 ns Iteration: 1 Instance: /ALU_tb
# Break in Module ALU_tb at 1_ALU_tb.sv line 42
```

7. Statement coverage report :

Statement Cov	erage for instan	nce /\ALU_tb#DUT	
Line	Item	Count	Source
File 1_ALU.	 sv		
3			<pre>module ALU(operand1, operand2, clk, rst, opcode, out);</pre>
4			input byte operand1, operand2;
5			input clk, rst;
6			<pre>input opcode_e opcode;</pre>
7			output byte out;
8			
9	1	33	always @(posedge clk) begin
10			if (rst)
11	1	12	out <= 0;
12			else
13			case (opcode)
14	1	6	ADD: out <= operand1 + operand2;
15	1	7	SUB: out <= operand1 - operand2;
16	1	4	MULT:out <= operand1 * operand2;
17	1	4	<pre>DIV: out <= operand1 / operand2;</pre>

8. Branch coverage report:

```
Branch Coverage:
  Enabled Coverage
                        Bins
                                    Misses Coverage
                                       0 100.00%
  Branches
Branch Coverage for instance /\ALU_tb#DUT
           Item
                              Count
                                     Source
 File 1_ALU.sv
 -----IF Branch------
                               33 Count coming in to IF
  10
       1
  10
                                      if (rst)
  12
                               21
                                       else
Branch totals: 2 hits of 2 branches = 100.00%
 -----CASE Branch-----
                                   Count coming in to CASE
                                21
                                             ADD: out <= operand1 + operand2;
  14
  15
                                             SUB: out <= operand1 - operand2;
  16
                                             MULT:out <= operand1 * operand2;
  17
                                             DIV: out <= operand1 / operand2;
Branch totals: 4 hits of 4 branches = 100.00%
```

9. Toggle coverage report:



10. Functional coverage report :

overgroup	Metric	Goal	Bins	Status
TYPE /ALU_pkg/transaction/COVCODE	100.00%	100		Covered
covered/total bins:	7	7		
missing/total bins:	0	7		
% Hit:	100.00%	100		
Coverpoint cp1	100.00%	100		Covered
covered/total bins:	3	3		
missing/total bins:	0	3		
% Hit:	100.00%	100		
Coverpoint cp2	100.00%	100		Covered
covered/total bins:	2	2		
missing/total bins:	0	2		
% Hit:	100.00%	100		
Cross cp3	100.00%	100		Covered
covered/total bins:	2	2		
missing/total bins:	0	2		
% Hit:	100.00%	100		
Covergroup instance \/ALU_pkg::transaction::C	OVCODE			
	100.00%	100		Covered
covered/total bins:	7	7		
missing/total bins:	0	7		
% Hit:	100.00%	100		
Coverpoint cp1	100.00%	100		Covered
covered/total bins:	3	3		
missing/total bins:	0	3		
% Hit:	100.00%	100		
bin max_neg	11	1		Covered
bin max_pos	10	1		Covered
bin zero	6	1		Covered
default bin misc	6			Occurred
Coverpoint cp2	100.00%	100		Covered
covered/total bins:	2	2		
missing/total bins:	0	2		
% Hit:	100.00%	100		
illegal_bin no_div	7	Tay?		Occurred
bin add_sub	20	1		Covered
bin add_sub2	2	1		Covered
Cross cp3	100.00%	100		Covered
covered/total bins:	2	2		
missing/total bins: % Hit:	100 00%			
Auto, Default and User Defined Bins:	100.00%	100		
bin x1	5	1		Covered
bin x2	8	1		Covered

Question 2:

```
module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
parameter WIDTH = 4;
input clk;
input rst_n;
input load_n;
input up_down;
input ce;
input [WIDTH-1:0] data_load;
output reg [WIDTH-1:0] count_out;
output max_count;
output zero;
always @(posedge clk) begin
    if (!rst_n)
        count_out <= 0;</pre>
    else if (!load n)
        count_out <= data_load;</pre>
    else if (ce)
        if (up_down)
             count_out <= count_out + 1;</pre>
        else
             count_out <= count_out - 1;</pre>
assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
assign zero = (count_out == 0)? 1:0;
endmodule
```

2. Verification plan:

1	Label	Design Requirement Description	Stimulus Generation	Functional Coverage		Functionality Check
2	RESET test	When the reset is asserted, outputs should be low.	Directed at the start and the end of the simulation, and called in radomization step.	-	check_result()	task checks that output is 0 during reset.
3	RANDOMIZE test	Output of the dut design is equal to the output of the golden model	Randomized test using rand_stimuls class with constraints 80% deactive reset, 70% active clock enable and 70% active load enable.) verifies correct output using golden

3. packege code:

```
package counter_pkg;
         parameter WIDTH = 4;
         parameter MAX_VALUE = 2**WIDTH - 1;
         class rand stimuls;
             rand bit
                                  rst_n;
                                   load_n;
             rand bit
             rand bit
                                  up_down;
             rand bit
                                  ce;
             rand bit [WIDTH-1:0] data load;
             //no need for constructor, they will be initialized to 0 by default
11
12
             constraint c1 {
                 rst_n dist {1 := 9, 0 := 1};
                 ce dist {1 := 9, 0 := 1};
                 load_n dist {0 := 7, 1 := 3}; //load_n active 70%
             covergroup cg1(ref bit [WIDTH-1:0]count_out, ref bit clk) @(posedge clk);
18
                 data_load_cp : coverpoint data_load iff(rst_n && !load_n);
                 count_out_cp : coverpoint count_out iff(rst_n && up_down && ce);
                 count_out_cp2 : coverpoint count_out iff(rst_n && up_down && ce) {
                     bins ovrflow = (MAX VALUE => 0);
                 count_out_cp3 : coverpoint count_out iff(rst_n && !up_down && ce);
                 count_out_cp4 : coverpoint count_out iff(rst_n && up_down && ce) {
                     bins ovrflow = (MAX_VALUE => 0);
             endgroup
             function new (ref bit [WIDTH-1:0]count_out, ref bit clk);
                 cg1 = new(count_out, clk);
             endfunction
         endclass
     endpackage
```

```
import counter_pkg::*;
3 v module counter tb();
         parameter WIDTH = 4;
         bit
                          clk;
         bit
                           rst n;
         bit
                          load n;
         bit
                          up down;
         bit
                          ce;
         bit [WIDTH-1:0] data load;
10
11
12
         bit [WIDTH-1:0] count_out;
13
         bit
                          max_count;
         bit
14
                          zero;
15
16
         bit [WIDTH-1:0] count out exp;
17
         bit
                          max_count_exp;
18
         bit
                          zero_exp;
19
          rand stimuls my inputs;
20
         integer error_count, correct_count;
21
22
23
         counter dut(.*);
24
25 V
         initial begin
26
              clk = 0;
27 V
              forever
28
                  #1 clk = ~clk;
29
          end
30
31 ∨
          initial begin
              error_count = 0;
32
33
              correct_count = 0;
34
              load_n = 0;
35
              up_down = 0;
36
              ce = 0;
              data_load = 0;
37
```


```
ce = 0;
             data_load = 0;
             rst_n = 0;
             @(negedge clk);
             check_result();
            my_inputs = new(count_out, clk);
             for(int i = 0; i < 5000; i++) begin
                assert(my_inputs.randomize());
                 rst_n = my_inputs.rst_n;
                load_n = my_inputs.load_n;
                up_down = my_inputs.up_down;
                ce = my_inputs.ce;
                 data_load = my_inputs.data_load;
                 check_result();
            $display("*** ERROR count: %0d, CORRECT count: %0d", error_count, correct_count);
         task check_result();
             @(negedge clk);
             exp_out(); //calculate the correct outputs
             if(count_out != count_out_exp || max_count != max_count_exp || zero != zero_exp) begin
                 $display("*** ERROR! at time %0t, output = %0d, max_count = %0d, zero = %0d | EXPECTED : %0d, %0d, %0d ***",
                     $time, count_out, max_count, zero, count_out_exp, max_count_exp, zero_exp);
                 error_count++;
             end
70
                 correct_count++;
         endtask
```

```
task exp out();
74 V
75 ∨
              if (!rst_n) begin
76
                  count out exp = 0;
77
                  max_count_exp = 0;
78
                  zero_exp = 1;
79
              end
              else if(!load n)
80 V
                  count_out_exp = data_load;
81
82 ∨
              else if(ce)
                  if(up_down)
83 V
84
                       count_out_exp++;
85 ~
                  else
86
                       count out exp--;
87
              if(count out exp == {WIDTH{1'b1}})
89
                  max_count_exp = 1;
90 V
              else
91
                  max_count_exp = 0;
92
93 V
              if(count_out_exp == 0)
94
                  zero_exp = 1;
95 ~
              else
96
                  zero_exp = 0;
          endtask
97
98
      endmodule
99
100
```

5. Do file:

```
vlib work
vlog 2_pkg.sv 2_counter.v 2_counter_tb.sv +cover -covercells
vsim -voptargs=+acc work.counter_tb -cover
add wave *
coverage save 2_counter_tb.ucdb -onexit
run -all
```

6. Qesta sim wave snippets (Unsigned):



```
# *** ERROR count: 0, CORRECT count: 5001
# ** Note: $stop : 2_counter_tb.sv(57)
# Time: 10004 ns Iteration: 1 Instance: /counter_tb
# Break in Module counter_tb at 2_counter_tb.sv line 57
```

7. Statement coverage report:

```
Statement Coverage:
Enabled Coverage
                                                       Misses Coverage
                                                           0 100.00%
         Statements
     -----Statement Details-----
99
100
     Statement Coverage for instance /counter_tb/dut --
                     Item
         Line
                                              Count
                                                        Source
103
104
       File 2_counter.v
                                                        module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
                                                        parameter WIDTH = 4;
188
189
                                                        input clk;
         10
                                                        input rst_n;
                                                        input load_n;
         13
                                                        input up_down;
         14
                                                        input ce;
                                                        input [WIDTH-1:0] data_load;
         15
                                                        output reg [WIDTH-1:0] count_out;
         17
                                                        output max_count;
         18
                                                        output zero;
         19
         20
                                               4994
                                                        always @(posedge clk) begin
                                                            if (!rst_n)
                                                                count_out <= 0;
         22
         23
                                                            else if (!load_n)
         24
                                                3207
                                                                count_out <= data_load;
         25
                                                            else if (ce)
                                                                if (up_down)
         26
                                                603
                                                                    count_out <= count_out + 1;
         28
                                                                else
                                                                    count_out <= count_out - 1;
         29
         30
                                                        end
         31
                                                4578
                                                         assign max_count = (count_out == {WIDTH(1'b1}})? 1:0;
                                                        assign zero = (count_out == 0)? 1:0;
         33
                                                4578
```

8. Branch coverage report:

```
Branch Coverage:
       Enabled Coverage
                                     Hits
                              Bins
                                            Misses Coverage
       Branches
                               10
                                      10
                                              0 100.00%
   V Branch Coverage for instance /counter_tb/dut
                 Item
       Line
                                     Count
                                            Source
     File 2_counter.v
                    -----IF Branch-----
       21
                                     4994
                                            Count coming in to IF
       21
                   1
                                      475
                                               if (!rst_n)
                   1
                                               else if (!load_n)
       23
                                     3207
                                     1174
       25
                                               else if (ce)
                                            All False Count
                                      138
    Branch totals: 4 hits of 4 branches = 100.00%
   -----IF Branch-----
                                     1174 Count coming in to IF
                                                  if (up_down)
       28
                   1
                                      571
                                                  else
    Branch totals: 2 hits of 2 branches = 100.00%
    -----IF Branch-----
                                            Count coming in to IF
                                            assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
       32
                                      334
                                            assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
      32
                                     4243
    Branch totals: 2 hits of 2 branches = 100.00%
46 × ------IF Branch------
                                     4577
                                            Count coming in to IF
       33
                                      650
                                             assign zero = (count_out == 0)? 1:0;
       33
                   2
                                     3927
                                             assign zero = (count_out == 0)? 1:0;
    Branch totals: 2 hits of 2 branches = 100.00%
```

10. Toggle coverage:

Enabled Coverage	i i	Bins	Hits	Misses	Coverage		
Toggles		30	30	0	100.00%	;	
=======================================	=====То	ggle Detai	ls====		=======		===
Toggle Coverage for	instance /count	ter_tb/dut					
			Node	1H-	>0L	0L->1H	"Coverage
			ce		1	1	100.0
			clk		1	1	100.0
		count_ou	t[3-0]		1	1	100.0
		data_load	d[0-3]		1	1	100.0
			load_n		1	1	100.0
		max	_count		1	1	100.0
			rst_n		1	1	100.0
		u	_down		1	1	100.0
			zero		1	1	100.0
Total Node Count							
Toggled Node Count							
Untoggled Node Count	= 0						
Toggle Coverage	= 100.00%	(30 of 30	bins)				

10. Functional coverage:

	COVERGROUP COVERAGE:				
740					
	Covergroup	Metric	Goal	Bins	Status
742					
743 ~					
744 ~	TYPE /counter_pkg/rand_stimuls/cg1	100.00%	100		Covered
745	covered/total bins:	50	50		
746	missing/total bins:	0	50		
747	% Hit:	100.00%	100		
748 ∨	Coverpoint data_load_cp	100.00%	100		Covered
749	covered/total bins:	16	16		
750	missing/total bins:	0	16		
751	% Hit:	100.00%	100		
752 V	Coverpoint count_out_cp	100.00%	100		Covered
753	covered/total bins:	16	16		
754	missing/total bins:	0	16		
755	% Hit:	100.00%	100		
756	Coverpoint count_out_cp2	100.00%	100		Covered
757	covered/total bins:	1	1		
758	missing/total bins:	0	1		
759	% Hit:	100.00%	100		2
760	Coverpoint count_out_cp3	100.00%	100		Covered
761	covered/total bins:	16	16		
762	missing/total bins:	0	16		
763	% Hit:	100.00%	100		
764	Coverpoint count_out_cp4 covered/total bins:	100.00%	100		Covered
765 766		1 0	1	*	
767	missing/total bins: % Hit:	100.00%	100	. .	
768	Covergroup instance \/counter_pkg::rand_st		100	=	
769	covergroup instance (/counter_pkgranu_st	100.00%	100		Covered
770	covered/total bins:	50	50		covered
771	missing/total bins:	0	50		
772	% Hit:	100.00%	100		
773 V	Coverpoint data load cp	100.00%	100		Covered
774	covered/total bins:	160.00%	16		covered
775	missing/total bins:	0	16		
776	% Hit:	100.00%	100		
777	bin auto[0]	213	1		Covered
778	bin auto[0]	193	1		Covered
779	bin auto[2]	188	1		Covered
780	bin auto[3]	204	1		Covered
781	bin auto[4]	173	1		Covered
782	bin auto[5]	213	1		Covered
783	bin auto[6]	184	1		Covered
784	bin auto[7]	195	1		Covered
785	bin auto[8]	217	1		Covered
786	bin auto[9]	208	1		Covered
787	bin auto[10]	202	1		Covered
788	bin auto[11]	224	1		Covered
789	bin auto[12]	205	1		Covered
790	bin auto[13]	182	1		Covered
791	bin auto[14]	196	1		Covered

10. Functional coverage:

791	bin auto[14]	196	1		Covered
792	bin auto[15]	214	1	- (Covered
793 ∨	Coverpoint count_out_cp	100.00%	100	- (Covered
794	covered/total bins:	16	16		
795	missing/total bins:	9	16		
796	% Hit:	100.00%	100		
797	bin auto[0]	285	1		Covered
798	bin auto[1]	142	1		Covered
799	bin auto[2]	92	1	- (Covered
800	bin auto[3]	130	1		Covered
801	bin auto[4]	98	1	= (Covered
802	bin auto[5]	125	1	- (Covered
803	bin auto[6]	114	1	- (Covered
804	bin auto[7]	116	1	- (Covered
805	bin auto[8]	106	1	- 1	Covered
806	bin auto[9]	111	1	(- :)	Covered
807	bin auto[10]	120	1	- (Covered
808	bin auto[11]	127	1	- 1	Covered
809	bin auto[12]	119	1	- (Covered
810	bin auto[13]	118	1	- (Covered
811	bin auto[14]	117	1	- (Covered
812	bin auto[15]	148	1	= (Covered
813 ~	Coverpoint count_out_cp2	100.00%	100	- (Covered
814	covered/total bins:	1	1		
815	missing/total bins:	0	1		
816	% Hit:	100.00%	100		
817	bin ovrflow	45	1	- 1	Covered
818 ~	Coverpoint count_out_cp3	100.00%	100		Covered
819	covered/total bins:	16	16		
820	missing/total bins:	9	16		
821	% Hit:	100.00%	100		
822	bin auto[0]	338	1		Covered
823	bin auto[1]	123	1		Covered
824	bin auto[2]	120	1		Covered
825	bin auto[2]	97	1		Covered
826	bin auto[4]	106	1		Covered
827	bin auto[4]	102	1		Covered
828	bin auto[5] bin auto[6]	91	1		Covered
			1		
829	bin auto[7]	116			Covered
830	bin auto[8]	117	1		Covered
831	bin auto[9]	113	1		Covered
832	bin auto[10]	98	1		Covered
833	bin auto[11]	117	1		Covered
834	bin auto[12]	105	1		Covered
835	bin auto[13]	101	1		Covered
836	bin auto[14]	106	1		Covered
837	bin auto[15]	143	1		Covered
838 ∨	Coverpoint count_out_cp4	100.00%	100	- (Covered
839	covered/total bins:	1	1		
840	missing/total bins:	8	1		
841	% Hit:	100.00%	100		
842	bin ovrflow	45	1	- (Covered
843					
844	TOTAL COVERGROUP COVERAGE: 100.00%	COVERGROUP TYPES: 1			
845					

Question 3:

```
module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
parameter INPUT_PRIORITY = "A";
parameter FULL_ADDER = "ON";
input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
input [2:0] opcode;
input signed [2:0] A, B;
output reg [15:0] leds;
output reg signed [5:0] out;
reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
reg signed [1:0] cin_reg;
reg [2:0] opcode_reg;
reg signed [2:0] A_reg, B_reg;
wire invalid_red_op, invalid_opcode, invalid;
//Invalid handling
assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
assign invalid = invalid_red_op | invalid_opcode;
//Registering input signals
always @(posedge clk or posedge rst) begin
 if(rst) begin
     cin_reg <= 0;
     red_op_B_reg <= 0;
     red_op_A_reg <= 0;
     bypass_B_reg <= 0;
     bypass_A_reg <= 0;
     direction_reg <= 0;
    serial_in_reg <= 0;
    opcode_reg <= 0;
     A_reg <= 0;
    B_reg <= 0;
  end else begin
     cin_reg <= cin;
     red_op_B_reg <= red_op_B;</pre>
     red_op_A_reg <= red_op_A;</pre>
     bypass_B_reg <= bypass_B;
     bypass_A_reg <= bypass_A;</pre>
     direction_reg <= direction;
     serial_in_reg <= serial_in;
     opcode_reg <= opcode;
     A_reg <= A;
     B_reg <= B;
end
```

```
//leds output blinking
50 v always @(posedge clk or posedge rst) begin
       if(rst) begin
           leds <= 0;
       end else begin
            if (invalid)
              leds <= ~leds;</pre>
            else
              leds <= 0;
       end
     end
60
     //ALSU output processing
62 v always @(posedge clk or posedge rst) begin
       if(rst) begin
         out <= 0;
       end
       else begin
         if (bypass A reg && bypass B reg)
            out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
         else if (bypass_A_reg)
           out <= A reg;
70
         else if (bypass_B_reg)
           out <= B reg;
         else if (invalid)
              out <= 0;
         else begin
              case (opcode_reg)
                3'h0: begin
                  if (red_op_A_reg && red_op_B_reg)
                    out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg;</pre>
                  else if (red_op_A_reg)
                    out <= |A_reg;
                  else if (red op B reg)
                    out <= |B_reg;
                  else
                    out <= A_reg | B_reg;
                end
                3'h1: begin
                  if (red op A reg && red op B reg)
                    out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;</pre>
                  else if (red_op_A_reg)
                    out <= ^A reg;
                  else if (red op B reg)
                    out <= ^B_reg;
                  else
                    out <= A_reg ^ B_reg;
                3'h2: out <= (FULL_ADDER)? (A_reg + B_reg + cin_reg) : A_reg + B_reg;
                3'h3: out <= A_reg * B_reg;
                3'h4: begin
```

```
if (direction_reg)
100 \
                     out <= {out[4:0], serial_in_reg};</pre>
101
102 V
                   else
                     out <= {serial_in_reg, out[5:1]};</pre>
103
                 end
104
                 3'h5: begin
105 V
                   if (direction_reg)
106 V
                     out <= {out[4:0], out[5]};
107
108 \
                   else
                     out <= {out[0], out[5:1]};
109
110
                 end
111
                 default : out <= 0;
112
               endcase
113
          end
114
        end
115
      end
116
      endmodule
117
```

```
import ALSU_pkg::*;
     module ALSU tb();
         parameter INPUT PRIORITY = "A";
         parameter FULL_ADDER = "ON";
         bit signed [2:0] A;
         bit signed [2:0] B;
         bit
                            cin;
         bit
                            serial_in;
                           red_op_A;
         bit
                           red_op_B;
         opcode_e
                           opcode;
         bit
                           bypass_A;
                           bypass_B;
                            clk;
                            rst;
                            direction;
                    [15:0] leds;
         bit
         bit signed [5:0] out;
         reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
                     [2:0] opcode_reg;
         reg signed [1:0] cin_reg;
         reg signed [2:0] A_reg, B_reg;
                            invalid;
         rand_stimuls my_inputs; //handle
         bit [15:0] leds_exp;
         bit [5:0] out_exp;
         integer correct_count, error_count;
         ALSU dut(.*);
36
         initial begin
             clk = 0;
             forever
                 #1 clk = ~clk;
         end
         initial begin
             correct_count = 0;
             error_count
             A = 0;
             B = 0;
             cin = 0;
             serial_in = 0;
             red_op_A = 0;
             red_op_B = 0;
             bypass_A = 0;
             bypass_B = 0;
             direction = 0;
```

```
//reset test
             rst = 1;
             check_result();
             my_inputs = new(opcode);
             /////random test //////
             //loop1
             my_inputs.c2.constraint_mode(0); //disable
             for(int i = 0; i<100; i++) begin
                 assert(my_inputs.randomize());
                 A = my_inputs.A;
                 rst = my_inputs.rst;
                 B = my_inputs.B;
                 cin = my_inputs.cin;
                 serial_in = my_inputs.serial_in;
                 red op A = my inputs.red op A;
                 red_op_B = my_inputs.red_op_B;
                 opcode = my_inputs.opcode;
                 bypass_A = my_inputs.bypass_A;
                 bypass_B = my_inputs.bypass_B;
                 direction = my_inputs.direction;
                 check_result();
             end
              //loop2
84
             my_inputs.constraint_mode(0); //disable
             rst = 0;
             bypass_A = 0;
             bypass_B = 0;
87
             red_{op}A = 0;
             red_op_B = 0;
             my_inputs.c2.constraint_mode(1); //enable
              for(int i = 0; i<10000; i++) begin
                 assert(my_inputs.randomize());
                 A = my_inputs.A;
94
                 B = my_inputs.B;
                 cin = my_inputs.cin;
                 serial_in = my_inputs.serial_in;
                 direction = my_inputs.direction;
                  foreach(my_inputs.opcode_array[j]) begin //this will loop 6 times
                      opcode = my_inputs.opcode_array[j];
                      check_result();
                 end
             $display("*** ERROR count: %0d, CORRECT count: %0d", error_count, correct_count);
             $stop;
         end
```

```
//golden model
           assign invalid = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2])
                [[(opcode reg[1] & opcode reg[2]);
113
           always @(posedge clk or posedge rst) begin
               if(rst) begin
                    cin_reg <= 0;
117
                    red_op_B_reg <= 0;</pre>
                    red_op_A_reg <= 0;
                    bypass_B_reg <= 0;
                    bypass A reg <= 0;
121
                    direction_reg <= 0;
122
                    serial_in_reg <= 0;
123
                    opcode_reg <= 0;
124
                    A_reg <= 0;
                    B_reg <= 0;
               end else begin
                    cin reg <= cin;
                    red op B reg <= red op B;
                    red_op_A_reg <= red_op_A;</pre>
130
                    bypass_B_reg <= bypass_B;</pre>
                    bypass_A_reg <= bypass_A;</pre>
                    direction_reg <= direction;
                    serial_in_reg <= serial_in;</pre>
134
                    opcode_reg <= opcode;
                    A_reg <= A;
136
                    B_reg <= B;
               end
           end
           always @(posedge clk or posedge rst) begin
               if(rst) begin
                    leds_exp <= 0;</pre>
               end else begin
                    if (invalid)
                        leds_exp <= ~leds_exp;</pre>
                    else
                        leds_exp <= 0;</pre>
               end
           end
           always @(posedge clk or posedge rst) begin
               if(rst)
                    out_exp <= 0;
               else begin
                    if (bypass_A_reg && bypass_B_reg)
                        out_exp <= A_reg;
                    else if (bypass_A_reg)
                        out_exp <= A_reg;
                    else if (bypass_B_reg)
                        out_exp <= B_reg;</pre>
```

```
out exp <= B reg;
                    else if (invalid)
162
                        out exp <= 0;
163
                    else begin
                        case (opcode reg)
164
                        3'h0: begin
                            if (red_op_A_reg && red_op_B_reg)
167
                                 out_exp <= |A_reg;
                            else if (red op A reg)
                                out exp <= |A reg;
170
                            else if (red op B reg)
171
                                 out_exp <= |B_reg;
                            else
172
173
                                out exp <= A reg | B reg;
174
                        end
175
                        3'h1: begin
176
                            if (red_op_A_reg && red_op_B_reg)
                                 out_exp <= ^A_reg;
177
178
                            else if (red op A reg)
179
                                 out_exp <= ^A_reg;
180
                            else if (red op B reg)
181
                                 out_exp <= ^B_reg;
                            else
182
183
                                out_exp <= A_reg ^ B_reg;</pre>
184
                        end
185
186
                        3'h2: out_exp <= A_reg + B_reg + cin_reg;
187
                        3'h3: out_exp <= A_reg * B_reg;
                        3'h4: begin
189
                            if (direction_reg)
                                out exp <= {out exp[4:0], serial in reg};
190
                            else
191
192
                                 out_exp <= {serial_in_reg, out_exp[5:1]};</pre>
193
                        end
                        3'h5: begin
194
195
                            if (direction reg)
                                out_exp <= {out_exp[4:0], out_exp[5]};</pre>
196
197
                            else
198
                                 out_exp <= {out_exp[0], out_exp[5:1]};
199
                        end
200
                        endcase
201
                    end
202
               end
203
           end
```

3. Package:

```
package ALSU_pkg;
         typedef enum bit[2:0] {
             OR,
             XOR,
             ADD,
             MULT,
             SHIFT,
             ROTATE,
             INVALID 6,
             INVALID 7
         } opcode_e;
         parameter MAXPOS = 3'b011;
         parameter ZERO = 3'b000;
         parameter MAXNEG = 3'b100;
         class rand_stimuls;
             rand bit [2:0] A;
             rand bit
20
                       [2:0] B;
             rand bit
                              rst;
             rand bit
                             red_op_A;
             rand bit
                             red_op_B;
             rand bit
                              bypass A;
             rand bit
                             bypass_B;
             rand bit
                             cin;
                              serial in;
             rand bit
                             direction;
             rand bit
             rand opcode_e
                             opcode;
             randc opcode_e
                              opcode_array[6];
             //no need for constructor, they will be initialized to 0
             constraint c1 {
                 rst dist {0 := 9, 1 := 1};
                 opcode dist {[OR:ROTATE] := 5, [INVALID_6:INVALID_7] := 1};
                 bypass_A dist {1 := 3, 0 := 7};
                 bypass_B dist {1 := 3, 0 := 7};
                 if(opcode == OR || opcode == XOR) {
                     if(red_op_A) { //priority for A so red_op_B here doesn't matter
                         A dist
```

3. Package:

```
A dist {
                          [3'b000:3'b111] := 1,
                          3'b001 := 2,
                          3'b010 := 2,
                          3'b100 := 2
                          };
                      B == 3'b000;
                  else if(red_op_B){
                      A == 3'b000;
                      B dist {
                          [3'b000:3'b111] := 1,
                          3'b001 := 2,
                          3'b010 := 2,
                          3'b100 := 2
                          };
              else {
                  red_op_A dist {0 := 7, 1 := 3};
                  red_op_B dist {0 := 7, 1 := 3};
              if(opcode == ADD || opcode == MULT) {
                  A dist {[3'b001:3'b110] := 1, MAXPOS := 2, ZERO := 2, MAXNEG := 2};
                  B dist {[3'b001:3'b110] := 1, MAXPOS := 2, ZERO := 2, MAXNEG := 2};
      constraint c2 {
          foreach (opcode_array[i])
              opcode_array[i] inside {SHIFT, ROTATE, ADD, MULT, OR, XOR};
v covergroup cvr_gp(ref opcode_e opcode_tb);
    A_cp : coverpoint A {
      option.comment = "If only the red_op_A is high";
      bins A_data_0
                       = {0};
```

3. Package:

```
bins A data 0
                               = {0};
          bins A_data_max
                               = {MAXPOS};
          bins A data min
                               = {MAXNEG};
          bins A data default = default;
          bins A data walkingones[] = {3'b001, 3'b010, 3'b100}
            iff (red op A);
        B_cp : coverpoint B {
          option.comment = "If only red_op_B is high and red_op_A is low";
          bins B_data_0
                               = \{0\};
          bins B data max
                               = {MAXPOS};
          bins B_data_min
                               = {MAXNEG};
          bins B_data_default = default;
101 V
          bins B_data_walkingones[] = {3'b001, 3'b010, 3'b100}
            iff (red_op_B && !red_op_A);
102
106 V
          ALU_cp : coverpoint opcode_tb {
              bins Bins_shift[] = {SHIFT, ROTATE};
              bins Bins_arith[] = {ADD, MULT};
              bins Bins bitwise[] = {OR, XOR};
110
              illegal_bins Bins_invalid = {6, 7};
111
              bins Bins_trans
                                = (OR => XOR => ADD => MULT => SHIFT => ROTATE);
113
          cross red_op_A, red_op_B, opcode;
114 ~
          endgroup
115
116 V
              function new (ref opcode e opcode tb);
117
                  cvr gp = new(opcode tb);
118
              endfunction
          endclass
      endpackage
```

4. Verification plan

1.	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2 RES	SET_TEST	When the reset is asserted, outputs should be low.	Directed at the start of the simulation, and called in other radomization steps.	-	<pre>check_result() verifies correct output using a golden model().</pre>
RAI	NO. 10. 10. 10. 10. 10. 10. 10. 10. 10. 10	Output of the dut design should equal to the output of the golden model with the rest of input randomized.	ALL inputs are randomized using the calss with the following constraints: rst is 90% low, any OPCODE have invalid value to valid one is 1:3, and A/B have one-hot value to any other value is 2:1 when red.op. A/red.op. B is high and OPCODE = OR/XOR. And A/B have (MAXPOS, ZERO, MAXNG) value to any other value = 2:1 when OPCODE is MULT or ADD. bypass_A/bypass_B are 30% low when OPCODE is not OR, XOR. an array of opcode_e type with 6 valid opcode sequences is constrainted to have unique values each time.	a covergroup with the following coverpoints: coverpoint for A and coverpoint for B that include a bin for 0, bin for maxpos and bin for maxpos and bin for maxpos and bin for maxneg, a default bin and 3 bins for one-hot values with a condition (red_op_A == 1) for coverpoint A, a condition (red_op_B == 1, and Ired_op_A) for coverpoint B. lastly a coverpoint B. lastly a coverpoint for the opcode with bins for shift, rotate, add, mult, or, xor, and illegal bin for both invalid cases, and a bin for a transition for all valid opcode values in order.	check_result() verifies correct output using a golden model().

5.Do file:

```
vlib work

vlog 3_pkg.sv 3_ALSU.v 3_ALSU_tb.sv +cover -covercells

vsim -voptargs=+acc work.ALSU_tb -cover

add wave *

coverage save 3_ALSU_tb.ucdb -onexit


coverage exclude -du ALSU -togglenode {cin_reg[1]}

coverage exclude -src 3_ALSU.v -line 111 -code b

coverage exclude -src 3_ALSU.v -line 111 -code s

run -all
```

6. Wave snippets:



```
Fine: 39267 ns Iteration: 1 Instance: /ALSU_tb
From: (vsim-8565) Illegal state bin was hit at value-INVALID_6. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_invalid' is 301.
Fine: 39267 ns Iteration: 1 Instance: /ALSU_tb
From: (vsim-8565) Illegal state bin was hit at value-INVALID_7. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_invalid' is 302.
From: (vsim-8565) Illegal state bin was hit at value-INVALID_7. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_invalid' is 303.
From: (vsim-8565) Illegal state bin was hit at value-INVALID_6. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_invalid' is 304.
From: (vsim-8565) Illegal state bin was hit at value-INVALID_6. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_invalid' is 304.
From: (vsim-8565) Illegal state bin was hit at value-INVALID_6. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_invalid' is 305.
From: (vsim-8565) Illegal state bin was hit at value-INVALID_6. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_invalid' is 306.
From: (vsim-8565) Illegal state bin was hit at value-INVALID_6. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_invalid' is 306.
From: (vsim-8565) Illegal state bin was hit at value-INVALID_6. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_invalid' is 307.
From: (vsim-8565) Illegal state bin was hit at value-INVALID_6. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_invalid' is 309.
From: (vsim-8565) Illegal state bin was hit at value-INVALID_6. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_invalid' is 309.
From: (vsim-8565) Illegal state bin was hit at value-INVALID_6. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_i
```

7. Statement coverage:

Statements 48 Statement De Statement Coverage for instance /ALSU_tb/dut	tails	9 100.00%				
Statement Coverage for instance /ALSU_tb/dut	 ount Sour					
	ount Sour					
Line Item C						
		ce ce				
File 3_ALSU.v						
1	modu	le ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);				
2	para	meter IMPUT_PRIORITY = "A";				
3	para	meter FULL_ADDER = "ON";				
4	inpu	t clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;				
5	inpu	t [2:0] opcode;				
6	inpu	t signed [2:0] A, B;				
7	outp	output reg [15:0] leds;				
8	outp	ut reg signed [5:0] out;				
9						
10	reg	red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;				
11	reg	signed [1:0] cin_reg;				
12	reg	[2:8] opcode_reg;				
13	reg	signed [2:0] A_reg, B_reg;				
14						
15	wire	invalid_red_op, invalid_opcode, invalid;				
16						
170	//In	valid handling				
18 1 5	9371 assi	gn invalid_red_op = (red_op_A_reg red_op_B_reg) & (opcode_reg[1] opcode_reg[2]);				
19 1 5	8457 assi	gn invalid_opcode = opcode_reg[1] & opcode_reg[2];				
20 1	4762 assi	gn invalid = invalid_red_op invalid_opcode;				
21						

7. Statement coverage :

22		//Registering input signals
23	1 12335	8 always @(posedge clk or posedge rst) begin
24		if(rst) begin
25	1 199	8
26	1 199	8
27	1 199	8
28	1 199	B bypass_B_reg <= 0;
29	1 199	8 bypass_A_reg <= 0;
30	1 199	8 direction_reg <= 0;
31	1 199	8 serial_in_reg <= 0;
32	1 199	8 opcode_reg <= 0;
33	1 199	8
34	1 199	B B_reg <= 0;
35		end else begin
36	1 12136	0 cin_reg <= cin;
37	1 12136	<pre>0 red_op_B_reg <= red_op_B;</pre>
38	1 12136	<pre>0 red_op_A_reg <= red_op_A;</pre>
39	1 12136	<pre>bypass_B_reg <= bypass_B;</pre>
40	1 12136	<pre>bypass_A_reg <= bypass_A;</pre>
41	1 12136	<pre>direction_reg <= direction;</pre>
42	1 12136	<pre>9 serial_in_reg <= serial_in;</pre>
43	1 12136	<pre>0</pre>
44	1 12136	0 A_reg <= A;
45	1 12136	0 B_reg <= B;
46		end
47		end
40		

7. Statement coverage:

```
//leds output blinking
49
                                        140951
                                                   always @(posedge clk or posedge rst) begin
50
51
                                                     if(rst) begin
                                          3047
52
                                                         leds <= 0;
                                                     end else begin
53
                                                          if (invalid)
54
55
                                          6323
                                                            leds <= ~leds;</pre>
56
                                                            leds <= 0;
                                        131581
                                                     end
58
59
                                                   end
60
                                                   //ALSU output processing
61
                 1
                                        116777
                                                   always @(posedge clk or posedge rst) begin
62
63
                                                     if(rst) begin
                                                       out <= 0;
64
                                          1898
65
                                                     end
                                                     else begin
66
                                                        if (bypass_A_reg && bypass_B_reg)
67
                                          1427
                                                          out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;</pre>
68
69
                                                        else if (bypass_A_reg)
70
                                          3385
                                                          out <= A_reg;
71
                                                        else if (bypass_B_reg)
                                                          out <= B_reg;
72
                                          3353
                                                        else if (invalid)
73
74
                                          2499
                                                            out <= 0;
```

7. Statement coverage :

75		else begin
76		case (opcode_reg)
77		3'h0: begin
78		if (red_op_A_reg && red_op_B_reg)
79	1 200	out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
86		else if (red_op_A_reg)
81	1 126	out <= A_reg;
82		else if (red_op_B_reg)
83	1 117	out <= B_reg;
84		else
85	1 17305	out <= A_reg B_reg;
86		end
87		3'h1: begin
88		if (red_op_A_reg && red_op_B_reg)
89	1 204	<pre>out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;</pre>
96		else if (red_op_A_reg)
91	1 103	out <= ^A_reg;
92		else if (red_op_B_reg)
93	1 144	out <= ^B_reg;
94		else
95	1 16688	out <= A_reg ^ B_reg;
96		end
97	1 16712	3'h2: out <= (FULL_ADDER)? (A_reg + B_reg + cin_reg) : A_reg + B_reg;
98	1 17229	3'h3: out <= A_reg * B_reg;
99		3'h4: begin
16		if (direction_reg)
16	1 9296	<pre>out <= {out[4:0], serial_in_reg};</pre>
16	1	else
16	3 1 9128	<pre>out <= {serial_in_reg, out[5:1]};</pre>
16		end
16	3	3'h5: begin
16	5	if (direction_reg)
16	1 8390	out <= {out[4:0], out[5]};
16	3	else
16	9 1 8573	out <= {out[0], out[5:1]};

8. Branch coverage:

```
Branch Coverage:
  Enabled Coverage
                               Hits
                                     Misses Coverage
  Branches
                         31
                                31
                                       0 100.00%
Branch Coverage for instance /ALSU_tb/dut
  Line
            Item
 File 3_ALSU.v
      -----IF Branch------
                             123358 Count coming in to IF
  24
                              1998
                                       if(rst) begin
                             121360
  35
                                       end else begin
Branch totals: 2 hits of 2 branches = 100.00%
                              140951
                                    Count coming in to IF
  51
                                       if(rst) begin
                              3047
  51
  53
                             137904
                                       end else begin
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch------
                              137904 Count coming in to IF
                               6323
                                         if (invalid)
  56
                             131581
                                          else
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch------
                                       if(rst) begin
                             114879
                                       else begin
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch-----
                              114879
                                    Count coming in to IF
                               1427
                                         if (bypass_A_reg && bypass_B_reg)
                               3385
                                         else if (bypass_A_reg)
                               3353
                                         else if (bypass_B_reg)
                                         else if (invalid)
                              2499
  73
                                         else begin
Branch totals: 5 hits of 5 branches = 100.00%
  -----CASE Branch-----
                              104215
                                     Count coming in to CASE
                                             3'h0: begin
                              17748
  87
                              17139
                                             3'h1: begin
                                             3'h2: out <= (FULL_ADDER)? (A_reg + B_reg + cin_reg) : A_reg + B_reg;
  97
                               16712
```

8. Branch coverage:

97	1	16712	3'h2: out <= (FULL_ADDER)? (A_reg + B_reg + cin_reg) : A_reg + B_reg;
98	1	17229	3'h3: out <= A_reg * B_reg;
99	1	18424	3'h4: begin
105	1	16963	3'h5: begin
Branch totals	: 6 hits of 6 bran	ches = 100.00%	
		TE Roanch	
78		17748	Count coming in to IF
78	1	200	if (red_op_A_reg && red_op_B_reg)
/0	-	200	It (Leg ob witeR ag Leg ob ples)
80	1	126	else if (red_op_A_reg)
82	1	117	<pre>else if (red_op_B_reg)</pre>
84	1	17305	else
Branch totals	: 4 hits of 4 bran	ches = 100.00%	
		IF Branch	
88		17139	Count coming in to IF
88	1	204	if (red_op_A_reg && red_op_B_reg)
90	1	103	else if (red_op_A_reg)
92	1	144	else if (red_op_B_reg)
94	1	16688	else
Branch totals	: 4 hits of 4 bran	ches = 100.00%	
		IF Branch	
100		18424	Count coming in to IF
100	1	9296	if (direction_reg)
102	1	9128	else
Branch totals	: 2 hits of 2 bran	ches = 100.00%	
		IF Branch	
106		16963	Count coming in to IF
106	1	8390	if (direction_reg)
108	1	8573	else
Branch totals	: 2 hits of 2 bran	ches = 100.00%	

9. Toggle coverage:

Enabled Coverage	Bins	Hits	Misses	Coverag		
Toggles	118	118	0			
	Toggle De	+11				
	loggie De	:Call2				
ggle Coverage for instanc	e /ALSU_tb/dut					
		Node	1H-	->0L	0L->1H	"Coverage"
						100.00
		A[0-2] _reg[2-0]		1	1	100.00
	(B[0-2]		1	1	100.00
		reg[2-0]		1	1	100.00
	P	bypass_A		1	1	100.00
	hym	ass_A_reg		1	1	100.00
	ОУР			1	1	100.00
	hyn	bypass_B		1	1	100.00
	рур	ass_B_reg cin		1	1	100.00
		in_reg[0]		1	1	100.00
		clk		1	1	100.00
		direction		1	1	100.00
		ction_reg		1	1	100.00
	ulie	invalid		1	1	100.00
	inval	id opcode		1	1	100.00
		id red op		1	1	100.00
		eds[15-0]		1	1	100.00
		code[0-2]		1	1	100.00
		reg[2-0]		1	1	100.00
	Орсоце	out[5-0]		1	1	100.00
		red_op_A		1	1	100.00
	red	l_op_A_reg		1	1	100.00
	1.60	red_op_B		1	1	100.00
	red	l_op_B_reg		1	1	100.00
	,	rst		1	1	100.00
		serial in		1	1	100.00
		al_in_reg		1	1	100.00
	3611	or_m_reg		*	*	100.00
cal Node Count =	59					
gled Node Count =	59					
oggled Node Count =	0					

10. Functional coverage:

Covergroup Coverage:			58			
Covergroups	1	na	na 106	0.00%		
Coverpoints/Crosses	7	na	na	na		
Covergroup			Metric	Goal	Bins	Status
TYPE /ALSU_pkg/rand_stimuls/cvr_	an		100.00%	100	-	Covered
covered/total bins:	_6P		63	63		covered
missing/total bins:			0	63		
% Hit:			100.00%	100		
Coverpoint A_cp			100.00%	100		Covered
covered/total bins:			6	6		Control of the Contro
missing/total bins:			e	6		
% Hit:			100.00%	100		
Coverpoint B_cp			100.00%	100		Covered
covered/total bins:			6 ø	6 6		
missing/total bins: % Hit:			100.00%	100	2	
Coverpoint ALU cp			100.00%	100		Covered
covered/total bins:			7	7		covered
missing/total bins:			e	7		
% Hit:			100.00%	100		
Coverpoint red_op_A			100.00%	100		Covered
covered/total bins:			2	2		
missing/total bins:			0	2		
% Hit:			100.00%	100		
Coverpoint red_op_B			100.00%	100		Covered
covered/total bins:			2 0	2	-	
missing/total bins: % Hit:			100.00%	100		
Coverpoint opcode			100.00%	100		Covered
covered/total bins:			8	8		COVERED
missing/total bins:			ē	8		
% Hit:			100.00%	100		
Cross #cross0#			100.00%	100		Covered
covered/total bins:			32	32		
missing/total bins:			0	32		
% Hit:			100.00%	100		
Covergroup instance \/ALSU_pkg::	rand_stir	nuls::cvr_g				G
covered/total bins:			100.00%	100 63		Covered
missing/total bins:			8	63	-	
% Hit:			100.00%	100		
Coverpoint A cp			100.00%	100		Covered
covered/total bins:			6	6		2010000
missing/total bins:			e	6		
% Hit:			100.00%	100		
bin A_data_0			8567	1		Covered
bin A_data_max			8253	1		Covered
bin A_data_min			8320	1		Covered
bin A_data_walkingones[1] bin A data walkingones[2]			3674	1		Covered
bin A_data_walkingones[2] bin A_data_walkingones[4]			3834 3897	1		Covered Covered
default bin A data defaul			23602	-		Occurred
Coverpoint B cp			100.00%	100		Covered
covered/total bins:			6	6		
missing/total bins:			9	6		
% Hit:			100.00%	100		
bin B_data_0			8654	1		Covered
bin B_data_max			8106	1		Covered
bin B_data_min			8081	1		Covered
bin B_data_walkingones[1]			1855	1		Covered
bin B_data_walkingones[2] bin B data walkingones[4]			1927 2186	1 1		Covered Covered
default bin B_data_defaul			2186	7		Occurred
Coverpoint ALU_cp			100.00%	100		Covered
core, porme are cp			100.00%	100	TAT	

10. Functional coverage:

	70		F-12/2000	
covered/total bins:	7	7		
missing/total bins:	0	7		
% Hit:	100.00% 311	100		Occurred
<pre>illegal_bin Bins_invalid bin Bins_shift[SHIFT]</pre>	10680	1		Covered
bin Bins_shift[ROTATE]	10616	î		Covered
bin Bins arith[ADD]	10667	1		Covered
bin Bins_arith[MULT]	10659	1		Covered
bin Bins_bitwise[OR]	10675	1		Covered
bin Bins_bitwise[XOR]	10739	1		Covered
bin Bins_trans	1	1		Covered
Coverpoint red_op_A	100.00%	100		Covered
covered/total bins:	2	2		
missing/total bins:	0	2		
% Hit:	100.00%	100 1		Covered
bin auto[0] bin auto[1]	33692 30655	1		Covered
Coverpoint red_op_B	100.00%	100		Covered
covered/total bins:	2	2		COVERCE
missing/total bins:	õ	2		
% Hit:	100.00%	100		
bin auto[0]	33094	1		Covered
bin auto[1]	31253	1		Covered
Coverpoint opcode	100.00%	100		Covered
covered/total bins:	8	8		_
missing/total bins:	0	8		
% Hit:	100.00%	100		= W
bin auto[OR]	8332	1		Covered
bin auto[XOR]	8259	1		Covered
bin auto[ADD]	8027	1		Covered
bin auto[MULT]	7974	1		Covered
bin auto[SHIFT]	8358	1		Covered
bin auto[ROTATE]	8098	1		Covered
bin auto[INVALID_6]	7919	1		Covered
bin auto[INVALID_7] Cross #cross 0#	7380	1 100		Covered Covered
covered/total bins:	100.00% 32	32		covered
missing/total bins:	0	32		
% Hit:	100.00%	100		
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[invalid_7]></auto[1],auto[1],auto[invalid_7]>	1783	1		Covered
<pre>bin <auto[0],auto[1],auto[invalid_7]></auto[0],auto[1],auto[invalid_7]></pre>	1802	1		Covered
<pre>bin <auto[1],auto[0],auto[invalid_7]></auto[1],auto[0],auto[invalid_7]></pre>	1802	1		Covered
<pre>bin <auto[0],auto[0],auto[invalid_7]></auto[0],auto[0],auto[invalid_7]></pre>	1993	1		Covered
<pre>bin <auto[1],auto[1],auto[invalid_6]></auto[1],auto[1],auto[invalid_6]></pre>	1858	1		Covered
<pre>bin <auto[0],auto[1],auto[invalid_6]></auto[0],auto[1],auto[invalid_6]></pre>	1947	1		Covered
bin <auto[1],auto[0],auto[invalid_6]></auto[1],auto[0],auto[invalid_6]>	1925	1		Covered
bin <auto[0],auto[0],auto[invalid_6]></auto[0],auto[0],auto[invalid_6]>	2189	1		Covered
bin <auto[1],auto[1],auto[rotate]></auto[1],auto[1],auto[rotate]>	1879	1		Covered
bin <auto[0],auto[1],auto[rotate]></auto[0],auto[1],auto[rotate]>	2114	1		Covered
bin <auto[1],auto[0],auto[rotate]></auto[1],auto[0],auto[rotate]>	1879	1		Covered
<pre>bin <auto[0],auto[0],auto[rotate]> bin <auto[1],auto[1],auto[shift]></auto[1],auto[1],auto[shift]></auto[0],auto[0],auto[rotate]></pre>	2226 2023	1		Covered Covered
bin <auto[1],auto[1],auto[shift]></auto[1],auto[1],auto[shift]>	2168	1		Covered
bin <auto[0],auto[0],auto[shift]></auto[0],auto[0],auto[shift]>	2029	1		Covered
bin <auto[0],auto[0],auto[shift]></auto[0],auto[0],auto[shift]>	2138	î		Covered
bin <auto[1],auto[1],auto[mult]></auto[1],auto[1],auto[mult]>	1830	ī		Covered
bin <auto[0],auto[1],auto[mult]></auto[0],auto[1],auto[mult]>	1925	1		Covered
bin <auto[1],auto[0],auto[mult]></auto[1],auto[0],auto[mult]>	1898	1		Covered
bin <auto[0],auto[0],auto[mult]></auto[0],auto[0],auto[mult]>	2321	1		Covered
bin <auto[1],auto[1],auto[add]></auto[1],auto[1],auto[add]>	2034	1		Covered
bin <auto[0],auto[1],auto[add]></auto[0],auto[1],auto[add]>	1960	1		Covered
bin <auto[1],auto[0],auto[add]></auto[1],auto[0],auto[add]>	1816	1		Covered
bin <auto[0],auto[0],auto[add]></auto[0],auto[0],auto[add]>	2217	1		Covered
<pre>bin <auto[1],auto[1],auto[xor]></auto[1],auto[1],auto[xor]></pre>	1918	1		Covered
bin <auto[0],auto[1],auto[xor]></auto[0],auto[1],auto[xor]>	1984	1		Covered
bin <auto[1],auto[0],auto[xor]></auto[1],auto[0],auto[xor]>	1989	1		Covered
bin <auto[0],auto[0],auto[xor]></auto[0],auto[0],auto[xor]>	2368	1		Covered
bin <auto[1],auto[1],auto[0r]></auto[1],auto[1],auto[0r]>	1911	1		Covered
<pre>bin <auto[0],auto[1],auto[0r]> bin <auto[1],auto[0],auto[0r]></auto[1],auto[0],auto[0r]></auto[0],auto[1],auto[0r]></pre>	2117 2081	1 1		Covered Covered
bin <auto[0],auto[0],auto[0r]></auto[0],auto[0],auto[0r]>	2223	1		Covered
Charles Comment	*****			

Question 4:

1. RTL design:

```
module my_mem(
  input clk,
 input write,
 input read,
 input [7:0] data_in,
 input [15:0] address,
 output reg [7:0] data_out
);
    logic [8:0] mem_array[int];
   always @(posedge clk) begin
      if (write)
        mem_array[address] = {~^data_in, data_in};
      else if (read)
        data_out = mem_array[address];
   end
endmodule
```

2.Testbench:

```
module my mem tb();
    logic clk;
    logic write;
    logic read;
    logic [7:0] data_in;
    logic [15:0] address;
    logic [7:0] data_out;
    localparam TESTS = 100;
    logic [15:0] address_array[];
    logic [8:0] data_to_write_array[];
    logic [8:0] data_read_expect_assoc[int];
    logic [8:0] data_read_queue[$];
    my_mem dut (.*);
    initial begin
       clk = 0;
        forever begin
            #1 clk = ~clk;
        end
    end
    integer error_count, correct_count;
    task stimulus gen();
        address_array = new[TESTS];
        data_to_write_array = new[TESTS];
        for(int i = 0; i < TESTS; i++) begin</pre>
            address_array[i] = $urandom_range(0, 65535);
            data_to_write_array[i] = $urandom_range(0, 255);
            data_to_write_array[i] = {~^data_to_write_array[i], data_to_write_array[i]};;
        end
    endtask
    task golden_model();
        for(int i = 0; i<TESTS; i++) begin</pre>
            data_read_expect_assoc[address_array[i]] = data_to_write_array[i];
        end
    endtask
```


3. Verification plan:

-10	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	WRITE_TEST	first 100 Locations of the memory should be updated with the values of data_to_write_array	using stimulus_gen to fill up both address_array and data_to_write_array	-	•
3	READ_TEST	When reading the values of the first 100 locations, they should be identical to the previously written values	using stimulus_gen to fill up both address_array and data_to_write_array		golden_model task fills up data_read_expect_assoc with expected values in the expected locations, and check9bits checks the value of the read values after each read request.

4. Do file:

```
vlib work
vlog 4_mem.sv 4_mem_tb.sv +cover -covercells
vsim -voptargs=+acc work.my_mem_tb -cover
add wave *
coverage save 4_mem_tb.ucdb -onexit
run -all
```

5. Questa sim snippets:





```
# Correct reads: 100, Incorrect reads: 0
# ** Note: $stop : 4_mem_tb.sv(76)
# Time: 400 ns Iteration: 1 Instance: /my_mem_tb
# Break in Module my_mem_tb at 4_mem_tb.sv line 76
```