يوسف أحمد محمد ابراهيم

Assignment 4

Question 1:

1. RTL design:

```
module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
parameter INPUT_PRIORITY = "A";
parameter FULL_ADDER = "ON";
input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
input [2:0] opcode;
input signed [2:0] A, B;
output reg [15:0] leds;
output reg signed [5:0] out;
reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
reg signed [1:0] cin_reg;
reg [2:0] opcode_reg;
reg signed [2:0] A_reg, B_reg;
wire invalid_red_op, invalid_opcode, invalid;
//Invalid handling
assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
assign invalid = invalid_red_op | invalid_opcode;
//Registering input signals
always @(posedge clk or posedge rst) begin
 if(rst) begin
     cin_reg <= 0;
     red_op_B_reg <= 0;
     red_op_A_reg <= 0;
    bypass_B_reg <= 0;
     bypass_A_reg <= 0;
    direction_reg <= 0;
    serial_in_reg <= 0;
    opcode_reg <= 0;
    A_reg <= 0;
   B_reg <= 0;
  end else begin
     cin_reg <= cin;
     red_op_B_reg <= red_op_B;</pre>
     red_op_A_reg <= red_op_A;</pre>
     bypass_B_reg <= bypass_B;
     bypass_A_reg <= bypass_A;</pre>
     direction_reg <= direction;
     serial_in_reg <= serial_in;
     opcode_reg <= opcode;
     A_reg <= A;
     B_reg <= B;
end
```

1. RTL design:

```
//leds output blinking
50 v always @(posedge clk or posedge rst) begin
       if(rst) begin
           leds <= 0;
       end else begin
            if (invalid)
              leds <= ~leds;</pre>
            else
              leds <= 0;
       end
     end
60
     //ALSU output processing
62 v always @(posedge clk or posedge rst) begin
       if(rst) begin
         out <= 0;
       end
       else begin
         if (bypass A reg && bypass B reg)
            out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
         else if (bypass_A_reg)
           out <= A reg;
70
         else if (bypass_B_reg)
           out <= B reg;
         else if (invalid)
              out <= 0;
         else begin
              case (opcode_reg)
                3'h0: begin
                  if (red_op_A_reg && red_op_B_reg)
                    out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg;</pre>
                  else if (red_op_A_reg)
                    out <= |A_reg;
                  else if (red op B reg)
                    out <= |B_reg;
                  else
                    out <= A_reg | B_reg;
                end
                3'h1: begin
                  if (red op A reg && red op B reg)
                    out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;</pre>
                  else if (red_op_A_reg)
                    out <= ^A reg;
                  else if (red op B reg)
                    out <= ^B_reg;
                  else
                    out <= A_reg ^ B_reg;
                3'h2: out <= (FULL_ADDER)? (A_reg + B_reg + cin_reg) : A_reg + B_reg;
                3'h3: out <= A_reg * B_reg;
                3'h4: begin
```

1. RTL design:

```
if (direction_reg)
100 \
                     out <= {out[4:0], serial_in_reg};</pre>
101
102 V
                   else
                     out <= {serial_in_reg, out[5:1]};</pre>
103
                 end
104
                 3'h5: begin
105 V
                   if (direction_reg)
106 V
                     out <= {out[4:0], out[5]};
107
108 \
                   else
                     out <= {out[0], out[5:1]};
109
110
                 end
111
                 default : out <= 0;
112
               endcase
113
          end
114
        end
115
      end
116
      endmodule
117
```

```
import ALSU_pkg::*;
     module ALSU tb();
         parameter INPUT PRIORITY = "A";
         parameter FULL_ADDER = "ON";
         bit signed [2:0] A;
         bit signed [2:0] B;
         bit
                            cin;
         bit
                            serial_in;
                           red_op_A;
         bit
                           red_op_B;
         opcode_e
                           opcode;
         bit
                           bypass_A;
                           bypass_B;
                            clk;
                            rst;
                            direction;
                    [15:0] leds;
         bit
         bit signed [5:0] out;
         reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
                     [2:0] opcode_reg;
         reg signed [1:0] cin_reg;
         reg signed [2:0] A_reg, B_reg;
                            invalid;
         rand_stimuls my_inputs; //handle
         bit [15:0] leds_exp;
         bit [5:0] out_exp;
         integer correct_count, error_count;
         ALSU dut(.*);
36
         initial begin
             clk = 0;
             forever
                 #1 clk = ~clk;
         end
         initial begin
             correct_count = 0;
             error_count
             A = 0;
             B = 0;
             cin = 0;
             serial_in = 0;
             red_op_A = 0;
             red_op_B = 0;
             bypass_A = 0;
             bypass_B = 0;
             direction = 0;
```

```
//reset test
             rst = 1;
             check_result();
             my_inputs = new(opcode);
             /////random test //////
             //loop1
             my_inputs.c2.constraint_mode(0); //disable
             for(int i = 0; i<100; i++) begin
                 assert(my_inputs.randomize());
                 A = my_inputs.A;
                 rst = my_inputs.rst;
                 B = my_inputs.B;
                 cin = my_inputs.cin;
                 serial_in = my_inputs.serial_in;
                 red op A = my inputs.red op A;
                 red_op_B = my_inputs.red_op_B;
                 opcode = my_inputs.opcode;
                 bypass_A = my_inputs.bypass_A;
                 bypass_B = my_inputs.bypass_B;
                 direction = my_inputs.direction;
                 check_result();
             end
              //loop2
84
             my_inputs.constraint_mode(0); //disable
             rst = 0;
             bypass_A = 0;
             bypass_B = 0;
87
             red_{op}A = 0;
             red_op_B = 0;
             my_inputs.c2.constraint_mode(1); //enable
              for(int i = 0; i<10000; i++) begin
                 assert(my_inputs.randomize());
                 A = my_inputs.A;
94
                 B = my_inputs.B;
                 cin = my_inputs.cin;
                 serial_in = my_inputs.serial_in;
                 direction = my_inputs.direction;
                  foreach(my_inputs.opcode_array[j]) begin //this will loop 6 times
                      opcode = my_inputs.opcode_array[j];
                      check_result();
                 end
             $display("*** ERROR count: %0d, CORRECT count: %0d", error_count, correct_count);
             $stop;
         end
```

```
//golden model
           assign invalid = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2])
                [[(opcode reg[1] & opcode reg[2]);
113
           always @(posedge clk or posedge rst) begin
               if(rst) begin
                    cin_reg <= 0;
117
                    red_op_B_reg <= 0;</pre>
                    red_op_A_reg <= 0;
                    bypass_B_reg <= 0;
                    bypass A reg <= 0;
121
                    direction_reg <= 0;
122
                    serial_in_reg <= 0;
123
                    opcode_reg <= 0;
124
                    A_reg <= 0;
                    B_reg <= 0;
               end else begin
                    cin reg <= cin;
                    red op B reg <= red op B;
                    red_op_A_reg <= red_op_A;</pre>
130
                    bypass_B_reg <= bypass_B;</pre>
                    bypass_A_reg <= bypass_A;</pre>
                    direction_reg <= direction;
                    serial_in_reg <= serial_in;</pre>
134
                    opcode_reg <= opcode;
                    A_reg <= A;
136
                    B_reg <= B;
               end
           end
           always @(posedge clk or posedge rst) begin
               if(rst) begin
                    leds_exp <= 0;</pre>
               end else begin
                    if (invalid)
                        leds_exp <= ~leds_exp;</pre>
                    else
                        leds_exp <= 0;</pre>
               end
           end
           always @(posedge clk or posedge rst) begin
               if(rst)
                    out_exp <= 0;
               else begin
                    if (bypass_A_reg && bypass_B_reg)
                        out_exp <= A_reg;
                    else if (bypass_A_reg)
                        out_exp <= A_reg;
                    else if (bypass_B_reg)
                        out_exp <= B_reg;</pre>
```

```
out exp <= B reg;
                    else if (invalid)
162
                        out exp <= 0;
163
                    else begin
                        case (opcode reg)
164
                        3'h0: begin
                            if (red_op_A_reg && red_op_B_reg)
167
                                 out_exp <= |A_reg;
                            else if (red op A reg)
                                out exp <= |A reg;
170
                            else if (red op B reg)
171
                                 out_exp <= |B_reg;
                            else
172
173
                                out exp <= A reg | B reg;
174
                        end
175
                        3'h1: begin
176
                            if (red_op_A_reg && red_op_B_reg)
                                 out_exp <= ^A_reg;
177
178
                            else if (red op A reg)
179
                                 out_exp <= ^A_reg;
180
                            else if (red op B reg)
181
                                 out_exp <= ^B_reg;
                            else
182
183
                                out_exp <= A_reg ^ B_reg;</pre>
184
                        end
185
186
                        3'h2: out_exp <= A_reg + B_reg + cin_reg;
187
                        3'h3: out_exp <= A_reg * B_reg;
                        3'h4: begin
189
                            if (direction_reg)
                                out exp <= {out exp[4:0], serial in reg};
190
                            else
191
192
                                 out_exp <= {serial_in_reg, out_exp[5:1]};</pre>
193
                        end
                        3'h5: begin
194
195
                            if (direction reg)
                                out_exp <= {out_exp[4:0], out_exp[5]};</pre>
196
197
                            else
198
                                 out_exp <= {out_exp[0], out_exp[5:1]};
199
                        end
200
                        endcase
201
                    end
202
               end
203
           end
```

```
package ALSU_pkg;
    typedef enum bit[2:0] {
        XOR,
        ADD,
        MULT,
        SHIFT.
        ROTATE,
        INVALID_6,
        INVALID 7
    } opcode_e;
    parameter MAXPOS = 3'b011;
    parameter ZERO = 3'b000;
    parameter MAXNEG = 3'b100;
    class rand stimuls;
        rand bit [2:0] A;
        rand bit
                  [2:0] B;
        rand bit
                        rst;
        rand bit
                        red_op_A;
        rand bit
                        red_op_B;
        rand bit
                        bypass_A;
        rand bit
                        bypass_B;
        rand bit
                        cin;
        rand bit
                        serial in;
        rand bit
                        direction;
                        opcode;
        rand opcode e
        randc opcode_e
                         opcode_array[6];
        //no need for constructor, they will be initialized to 0
        constraint c1 {
            rst dist {0 := 9, 1 := 1};
            opcode dist {[OR:ROTATE] := 5, [INVALID_6:INVALID_7] := 1};
            bypass_A dist {1 := 3, 0 := 7};
            bypass_B dist {1 := 3, 0 := 7};
            if(opcode == OR | opcode == XOR) {
                if(red_op_A) { //priority for A so red_op_B here doesn't matter
                    A dist {
                        [3'b000:3'b111] := 1,
                        3'b001 := 2,
                        3'b010 := 2,
                        3'b100 := 2
                        };
                    B == 3'b000;
```

```
else if(red_op_B){
                          A == 3'b000;
                          B dist {
                              [3'b000:3'b111] := 1,
                              3'b001 := 2,
                              3'b010 := 2,
                              3'b100 := 2
                              };
                      }
                  else {
                      red op A dist {0 := 7, 1 := 3};
                      red_op_B dist {0 := 7, 1 := 3};
                  if(opcode == ADD || opcode == MULT) {
 71
                      A dist {[3'b001:3'b110] := 1, MAXPOS := 2, ZERO := 2, MAXNEG := 2};
                      B dist {[3'b001:3'b110] := 1, MAXPOS := 2, ZERO := 2, MAXNEG := 2};
          constraint c2 {
              foreach (opcode_array[i])
 78
                  opcode_array[i] inside {SHIFT, ROTATE, ADD, MULT, OR, XOR};
82 v covergroup cvr_gp(ref opcode_e opcode_tb);
        A_cp : coverpoint A {
          option.comment = "If only the red_op_A is high";
          bins A data 0
                               = {0};
          bins A_data_max
                               = {MAXPOS};
          bins A_data_min
                               = {MAXNEG};
          bins A_data_default = default;
          bins A_data_walkingones[] = {3'b001, 3'b010, 3'b100}
           iff (red_op_A);
        B_cp : coverpoint B {
          option.comment = "If only red_op_B is high and red_op_A is low";
          bins B_data_0
                               = {0};
          bins B_data_max
                               = {MAXPOS};
          bins B_data_min
                               = {MAXNEG};
100
          bins B_data_default = default;
          bins B_data_walkingones[] = {3'b001, 3'b010, 3'b100}
           iff (red_op_B && !red_op_A);
102
```

```
ALU_cp : coverpoint opcode_tb {
              bins Bins shift[]
                                   = {SHIFT, ROTATE};
                                   = {ADD, MULT};
              bins Bins arith[]
              bins Bins_bitwise[] = {OR, XOR};
              illegal_bins Bins_invalid = {6, 7};
                                  = (OR => XOR => ADD => MULT => SHIFT => ROTATE);
110
              bins Bins trans
111
          op_arth : coverpoint opcode_tb {
              option.weight = 0;
              bins ADD b = {ADD};
              bins MULT_b = {MULT};
              bins shift = {SHIFT};
116
117
118
          c B : coverpoint B {
119
              option.weight = 0;
120
               bins B 0
                               = \{0\};
                               = {MAXPOS};
              bins B_max
              bins B min
                               = {MAXNEG};
              bins walkingones1 = {3'b001};
124
              bins walkingones2 = {3'b010};
              bins walkingones3 = {3'b100};
125
126
          c A : coverpoint A {
128
129
              option.weight = 0;
130
              bins A_0
                               = \{0\};
                               = {MAXPOS};
131
              bins A max
                               = {MAXNEG};
              bins A_min
              bins walkingones1 = {3'b001};
134
              bins walkingones2 = {3'b010};
              bins walkingones3 = {3'b100};
          red_A: coverpoint red_op_A;
          red_B: coverpoint red_op_B;
          op: coverpoint opcode_tb;
          c1: cross op_arth, c_B, c_A{
               ignore_bins b1 = binsof(op_arth) intersect {SHIFT};
              ignore_bins b2 = binsof(c_A.walkingones1);
               ignore_bins b3 = binsof(c_A.walkingones2);
               ignore_bins b4 = binsof(c_A.walkingones3);
              ignore_bins b5 = binsof(c_B.walkingones1);
              ignore_bins b6 = binsof(c_B.walkingones2);
              ignore bins b7 = binsof(c B.walkingones3);
          c2: cross op_arth, cin {
               ignore_bins b1 = binsof(op_arth) intersect {MULT, SHIFT};
```

```
c3: cross op_arth, direction {
              ignore bins b1 = binsof(op arth) intersect {MULT, SHIFT};
          }
          c4: cross op_arth, serial_in {
              ignore_bins b1 = binsof(op_arth) intersect {MULT, SHIFT};
          c5: cross ALU_cp, red_A, c_A, c_B{
              option.cross_auto_bin_max = 0;
              bins b1 = binsof(ALU_cp.Bins_bitwise) intersect {OR} &&
170
                                  binsof(red_A) intersect {1} &&
                                   binsof(c_B) intersect {0} &&
172
                                   binsof(c_A.walkingones1);
              bins b2 = binsof(ALU_cp.Bins_bitwise) intersect {OR} &&
                                  binsof(red_A) intersect {1} &&
175
                                   binsof(c_B) intersect {0} &&
176
                                   binsof(c_A.walkingones2);
              bins b3 = binsof(ALU_cp.Bins_bitwise) intersect {OR} &&
178
                                   binsof(red_A) intersect {1} &&
179
                                   binsof(c_B) intersect {0} &&
                                   binsof(c_A.walkingones3);
              bins b4 = binsof(ALU_cp.Bins_bitwise) intersect {XOR} &&
                                   binsof(red_A) intersect {1} &&
                                   binsof(c_B) intersect {0} &&
                                   binsof(c_A.walkingones1);
              bins b5 = binsof(ALU_cp.Bins_bitwise) intersect {XOR} &&
                                   binsof(red_A) intersect {1} &&
                                  binsof(c_B) intersect {0} &&
                                  binsof(c_A.walkingones2);
              bins b6 = binsof(ALU_cp.Bins_bitwise) intersect {XOR} &&
                                   binsof(red_A) intersect {1} &&
                                   binsof(c_B) intersect {0} &&
                                   binsof(c_A.walkingones3);
193
194
          c6: cross ALU_cp, red_B, c_A, c_B{
              option.cross_auto_bin_max = 0;
              bins b1 = binsof(ALU_cp.Bins_bitwise) intersect {OR} &&
                                  binsof(red_B) intersect {1} &&
                                   binsof(c_A) intersect {0} &&
                                   binsof(c_B.walkingones1);
              bins b2 = binsof(ALU_cp.Bins_bitwise) intersect {OR} &&
                                  binsof(red B) intersect {1} &&
                                  binsof(c_A) intersect {0} &&
                                  binsof(c_B.walkingones2);
```

```
209
              bins b3 = binsof(ALU cp.Bins bitwise) intersect {OR} &&
                                   binsof(red B) intersect {1} &&
210
                                    binsof(c_A) intersect {0} &&
211
                                    binsof(c B.walkingones3);
212
213
              bins b4 = binsof(ALU_cp.Bins_bitwise) intersect {XOR} &&
214
                                   binsof(red_B) intersect {1} &&
215
216
                                   binsof(c_A) intersect {0} &&
217
                                   binsof(c_B.walkingones1);
218
219
              bins b5 = binsof(ALU cp.Bins bitwise) intersect {XOR} &&
                                   binsof(red_B) intersect {1} &&
220
                                    binsof(c A) intersect {0} &&
221
222
                                    binsof(c_B.walkingones2);
223
224
              bins b6 = binsof(ALU_cp.Bins_bitwise) intersect {XOR} &&
                                   binsof(red B) intersect {1} &&
225
226
                                   binsof(c A) intersect {0} &&
                                   binsof(c_B.walkingones3);
227
          }
228
229
230
          c7: cross red_A, red_B, op {
232
               ignore_bins b1 = binsof(red_A) intersect {0};
               ignore bins b2 = binsof(red B) intersect {0};
233
234
               ignore_bins b3 = binsof(op) intersect {OR, XOR};
235
236
          }
237
          endgroup
239
               function new (ref opcode_e opcode_tb);
240
241
                   cvr_gp = new(opcode_tb);
242
               endfunction
          endclass
243
      endpackage
```

4. Verification plan

1	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	RESET_TEST	When the reset is asserted, outputs should be low.	Directed at the start of the simulation, and called in other radomization steps.	are the second s	<pre>check_result() verifies correct output using a golden model().</pre>
3	RANDOMIZATION_TEST	Output of the dut design should equal to the output of the golden model with the rest of input randomized.	ALL inputs are randomized using the calss with the following constraints: rat s 90% low, any OPCODE have invalid value to vaid one is 1.73, and A/B have one-hot value to any other value is 2:1 when red_op_A/red_op_B is high and OPCODE = OR/XOR. And A/B have (MAXPOS, ZERO, MAXNAG) value to any other value = 2:1 when OPCODE is MULT or ADD. bypass_A/bypass_B are 30% low when OPCODE is not OR, XOR. an array of spoode_e type with 6 valid opcode sequences is constrainted to have unique values each time.	The covergroup includes the following coverpoints. A. cp menitors operand A with bine for value of, MADOS, ane MADANES, a default bin. and three waikings it his (601.010.100) sampled only when ead, op., i. is high. 6, promitors operand 8 with bins for 0, MADOS, and more statement of the manual state	check_result() verifies correct output using a golden model().

5.Do file:

```
vlib work

vlog 3_pkg.sv 3_ALSU.v 3_ALSU_tb.sv +cover -covercells

vsim -voptargs=+acc work.ALSU_tb -cover

add wave *

coverage save 3_ALSU_tb.ucdb -onexit


coverage exclude -du ALSU -togglenode {cin_reg[1]}

coverage exclude -src 3_ALSU.v -line 111 -code b

coverage exclude -src 3_ALSU.v -line 111 -code s

run -all
```

6. Wave snippets:



```
Fine: 39267 ns Iteration: 1 Instance: /ALSU_tb
From: (vsim-8565) Illegal state bin was hit at value-INVALID_6. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_invalid' is 301.
Fine: 39267 ns Iteration: 1 Instance: /ALSU_tb
From: (vsim-8565) Illegal state bin was hit at value-INVALID_7. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_invalid' is 302.
From: (vsim-8565) Illegal state bin was hit at value-INVALID_7. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_invalid' is 303.
From: (vsim-8565) Illegal state bin was hit at value-INVALID_6. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_invalid' is 304.
From: (vsim-8565) Illegal state bin was hit at value-INVALID_6. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_invalid' is 304.
From: (vsim-8565) Illegal state bin was hit at value-INVALID_6. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_invalid' is 305.
Fine: 39531 ns Iteration: 1 Instance: /ALSU_tb
From: (vsim-8565) Illegal state bin was hit at value-INVALID_6. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_invalid' is 306.
Fine: 39567 ns Iteration: 1 Instance: /ALSU_tb
From: (vsim-8565) Illegal state bin was hit at value-INVALID_6. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_invalid' is 307.
Fine: 39567 ns Iteration: 1 Instance: /ALSU_tb
From: (vsim-8565) Illegal state bin was hit at value-INVALID_6. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_invalid' is 307.
Fine: 39589 ns Iteration: 1 Instance: /ALSU_tb
From: (vsim-8565) Illegal state bin was hit at value-INVALID_7. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimuls::cvr_gp .ALU_cp.Sins_invalid' is 309.
Fine: (vsim-8565) Illegal state bin was hit at value-INVALID_6. The bin counter for the illegal bin '\/ALSU_pkg::rand_stimul
```

7. Statement coverage:

Statements 48 Statement De Statement Coverage for instance /ALSU_tb/dut	tails	9 100.00%
Statement Coverage for instance /ALSU_tb/dut	 ount Sour	
	ount Sour	
Line Item C		
		ce ce
File 3_ALSU.v		
1	modu	le ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
2	para	meter IMPUT_PRIORITY = "A";
3	para	meter FULL_ADDER = "ON";
4	inpu	t clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
5	inpu	t [2:0] opcode;
6	inpu	t signed [2:0] A, B;
7	outp	ut reg [15:0] leds;
8	outp	ut reg signed [5:0] out;
9		
10	reg	red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
11	reg	signed [1:0] cin_reg;
12	reg	[2:8] opcode_reg;
13	reg	signed [2:0] A_reg, B_reg;
14		
15	wire	invalid_red_op, invalid_opcode, invalid;
16		
170	//In	valid handling
18 1 5	9371 assi	gn invalid_red_op = (red_op_A_reg red_op_B_reg) & (opcode_reg[1] opcode_reg[2]);
19 1 5	8457 əssi	gn invalid_opcode = opcode_reg[1] & opcode_reg[2];
20 1	4762 assi	gn invalid = invalid_red_op invalid_opcode;
21		

7. Statement coverage :

22		//Registering input signals
23	1 12335	8 always @(posedge clk or posedge rst) begin
24		if(rst) begin
25	1 199	8
26	1 199	8
27	1 199	8
28	1 199	B bypass_B_reg <= 0;
29	1 199	8 bypass_A_reg <= 0;
30	1 199	8 direction_reg <= 0;
31	1 199	8 serial_in_reg <= 0;
32	1 199	8 opcode_reg <= 0;
33	1 199	8
34	1 199	B B_reg <= 0;
35		end else begin
36	1 12136	0 cin_reg <= cin;
37	1 12136	<pre>0 red_op_B_reg <= red_op_B;</pre>
38	1 12136	<pre>0 red_op_A_reg <= red_op_A;</pre>
39	1 12136	<pre>bypass_B_reg <= bypass_B;</pre>
40	1 12136	<pre>bypass_A_reg <= bypass_A;</pre>
41	1 12136	<pre>direction_reg <= direction;</pre>
42	1 12136	<pre>9 serial_in_reg <= serial_in;</pre>
43	1 12136	<pre>0</pre>
44	1 12136	0 A_reg <= A;
45	1 12136	0 B_reg <= B;
46		end
47		end
40		

7. Statement coverage:

```
//leds output blinking
49
                                        140951
                                                   always @(posedge clk or posedge rst) begin
50
51
                                                     if(rst) begin
                                          3047
52
                                                         leds <= 0;
                                                     end else begin
53
                                                          if (invalid)
54
55
                                          6323
                                                            leds <= ~leds;</pre>
56
                                                            leds <= 0;
                                        131581
                                                     end
58
59
                                                   end
60
                                                   //ALSU output processing
61
                 1
                                        116777
                                                   always @(posedge clk or posedge rst) begin
62
63
                                                     if(rst) begin
                                                       out <= 0;
64
                                          1898
65
                                                     end
                                                     else begin
66
                                                        if (bypass_A_reg && bypass_B_reg)
67
                                          1427
                                                          out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;</pre>
68
69
                                                        else if (bypass_A_reg)
70
                                          3385
                                                          out <= A_reg;
71
                                                        else if (bypass_B_reg)
                                                          out <= B_reg;
72
                                          3353
                                                        else if (invalid)
73
74
                                          2499
                                                            out <= 0;
```

7. Statement coverage :

75		else begin
76		case (opcode_reg)
77		3'h0: begin
78		if (red_op_A_reg && red_op_B_reg)
79	1 200	out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
86		else if (red_op_A_reg)
81	1 126	out <= A_reg;
82		else if (red_op_B_reg)
83	1 117	out <= B_reg;
84		else
85	1 17305	out <= A_reg B_reg;
86		end
87		3'h1: begin
88		if (red_op_A_reg && red_op_B_reg)
89	1 204	<pre>out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;</pre>
96		else if (red_op_A_reg)
91	1 103	out <= ^A_reg;
92		else if (red_op_B_reg)
93	1 144	out <= ^B_reg;
94		else
95	1 16688	out <= A_reg ^ B_reg;
96		end
97	1 16712	3'h2: out <= (FULL_ADDER)? (A_reg + B_reg + cin_reg) : A_reg + B_reg;
98	1 17229	3'h3: out <= A_reg * B_reg;
99		3'h4: begin
16		if (direction_reg)
16	1 9296	<pre>out <= {out[4:0], serial_in_reg};</pre>
16	1	else
16	3 1 9128	<pre>out <= {serial_in_reg, out[5:1]};</pre>
16		end
16	3	3'h5: begin
16	5	if (direction_reg)
16	1 8390	out <= {out[4:0], out[5]};
16	3	else
16	9 1 8573	out <= {out[0], out[5:1]};

8. Branch coverage:

```
Branch Coverage:
  Enabled Coverage
                               Hits
                                     Misses Coverage
  Branches
                         31
                                31
                                       0 100.00%
Branch Coverage for instance /ALSU_tb/dut
  Line
            Item
 File 3_ALSU.v
      -----IF Branch------
                             123358 Count coming in to IF
  24
                              1998
                                       if(rst) begin
                             121360
  35
                                       end else begin
Branch totals: 2 hits of 2 branches = 100.00%
                              140951
                                    Count coming in to IF
  51
                                       if(rst) begin
                              3047
  51
  53
                             137904
                                       end else begin
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch------
                              137904 Count coming in to IF
                               6323
                                         if (invalid)
  56
                             131581
                                          else
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch------
                                       if(rst) begin
                             114879
                                       else begin
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch-----
                              114879
                                    Count coming in to IF
                               1427
                                         if (bypass_A_reg && bypass_B_reg)
                               3385
                                         else if (bypass_A_reg)
                               3353
                                         else if (bypass_B_reg)
                                         else if (invalid)
                              2499
  73
                                         else begin
Branch totals: 5 hits of 5 branches = 100.00%
  -----CASE Branch-----
                              104215
                                     Count coming in to CASE
                                             3'h0: begin
                              17748
  87
                              17139
                                             3'h1: begin
                                             3'h2: out <= (FULL_ADDER)? (A_reg + B_reg + cin_reg) : A_reg + B_reg;
  97
                               16712
```

8. Branch coverage:

97	1	16712	3'h2: out <= (FULL_ADDER)? (A_reg + B_reg + cin_reg) : A_reg + B_reg;
98	1	17229	3'h3: out <= A_reg * B_reg;
99	1	18424	3'h4: begin
105	1	16963	3'h5: begin
Branch totals	: 6 hits of 6 bran	ches = 100.00%	
		TE Roanch	
78		17748	Count coming in to IF
78	1	200	if (red_op_A_reg && red_op_B_reg)
/0	-	200	It (Leg ob witeR ag Leg ob ples)
80	1	126	else if (red_op_A_reg)
82	1	117	<pre>else if (red_op_B_reg)</pre>
84	1	17305	else
Branch totals	: 4 hits of 4 bran	ches = 100.00%	
		IF Branch	
88		17139	Count coming in to IF
88	1	204	if (red_op_A_reg && red_op_B_reg)
90	1	103	else if (red_op_A_reg)
92	1	144	else if (red_op_B_reg)
94	1	16688	else
Branch totals	: 4 hits of 4 bran	ches = 100.00%	
		IF Branch	
100		18424	Count coming in to IF
100	1	9296	if (direction_reg)
102	1	9128	else
Branch totals	: 2 hits of 2 bran	ches = 100.00%	
		IF Branch	
106		16963	Count coming in to IF
106	1	8390	if (direction_reg)
108	1	8573	else
Branch totals	: 2 hits of 2 bran	ches = 100.00%	

9. Toggle coverage:

Enabled Coverage	Bins	Hits	Misses	Coverag		
Toggles	118	118	0			
	Toggle De	+11				
	loggie De	:Call2				
ggle Coverage for instanc	e /ALSU_tb/dut					
		Node	1H-	->0L	0L->1H	"Coverage"
						100.00
		A[0-2] _reg[2-0]		1	1	100.00
	(B[0-2]		1	1	100.00
		reg[2-0]		1	1	100.00
	P	bypass_A		1	1	100.00
	hym	ass_A_reg		1	1	100.00
	ОУР			1	1	100.00
	hyn	bypass_B		1	1	100.00
	рур	ass_B_reg cin		1	1	100.00
		in_reg[0]		1	1	100.00
		clk		1	1	100.00
		direction		1	1	100.00
		ction_reg		1	1	100.00
	ulie	invalid		1	1	100.00
	inval	id opcode		1	1	100.00
		id red op		1	1	100.00
		eds[15-0]		1	1	100.00
		code[0-2]		1	1	100.00
		reg[2-0]		1	1	100.00
	Орсоце	out[5-0]		1	ī	100.00
		red_op_A		1	1	100.00
	red	l_op_A_reg		1	1	100.00
	1.60	red_op_B		1	1	100.00
	red	l_op_B_reg		1	1	100.00
	,	rst		1	1	100.00
		serial in		1	1	100.00
		al_in_reg		1	1	100.00
	3611	or_m_reg		*	*	100.00
cal Node Count =	59					
gled Node Count =	59					
oggled Node Count =	0					

Covergroup	Metric	Goal	Bins	Statu
TYPE /ALSU_pkg/rand_stimuls/cvr_gp	100.00%	100		Cover
covered/total bins:	94	94		
missing/total bins: % Hit:	100.00%	94 100		
Coverpoint A_cp	100.00% 100.00%	100		Cover
covered/total bins:	6	6		COVE
missing/total bins:	0	6		
% Hit:	100.00%	100		
Coverpoint B_cp	100.00%	100		Cover
covered/total bins:	6	6		
missing/total bins:	0	6		
% Hit: Coverpoint ALU cp	100.00% 100.00%	100 100		Cover
covered/total bins:	7	7		cover
missing/total bins:	e e	7		
% Hit:	100.00%	100		
Coverpoint op_arth	0.00%	100		ZERO
covered/total bins:	3	3		
missing/total bins:	0	3		
% Hit:	100.00%	100		-
Coverpoint c_B	0.00%	100		ZERO
covered/total bins: missing/total bins:	6	6 6		
% Hit:	100.00%	100		
Coverpoint c A	0.00%	100		ZERO
covered/total bins:	6	6		
missing/total bins:	0	6		
% Hit:	100.00%	100		
Coverpoint red_A	100.00%	100		Cover
covered/total bins:	2	2 2		
missing/total bins: % Hit:	100.00%	100		
Coverpoint red B	100.00%	100		Cover
covered/total bins:	2	2		
missing/total bins:	ø	2		
% Hit:	100.00%	100		
Coverpoint op	100.00%	100		Cover
covered/total bins:	8	8		
missing/total bins: % Hit:	9 100.00%	8 100		
Coverpoint serial_in	100.00%	100		Cover
covered/total bins:	2	2		
missing/total bins:	0	2		
% Hit:	100.00%	100		
Coverpoint direction	100.00%	100		Cover
covered/total bins:	2	2		
missing/total bins:	100,00%	2		
% Hit: Coverpoint cin	100.00% 100.00%	100 100		Cover
covered/total bins:	100.00%	2		cover
missing/total bins:	9	2		
% Hit:	100.00%	100		
Cross c1	100.00%	100		Cover
covered/total bins:	18	18		
missing/total bins:	0	18		
% Hit:	100.00%	100		-
Cross c2 covered/total bins:	100.00%	100 2		Cover
missing/total bins:	9	2		
% Hit:	100.00%	100		
Cross c3	100.00%	100		Cover
covered/total bins:	2	2		
missing/total bins:	0	2		
% Hit:	100.00%	100		
Cross c4	100.00%	100		Cover
covered/total bins:	2	2		
missing/total bins: % Hit:	0 100.00%	2 100		

2172 ~	Cross c5	100.00%	100	2-1	Covered
2173	covered/total bins:	6	6		COVERCU
2174	missing/total bins:	9	6		
2175	% Hit:	100.00%	100		
2176 ~	Cross c6	100.00%	100		Covered
2177	covered/total bins:	6	6		
2178	missing/total bins:	ø	6		
2179	% Hit:	100.00%	100		
2180 ~	Cross c7	100.00%	100		Covered
2181	covered/total bins:	6	6		
2182	missing/total bins:	0	6		
2183	% Hit:	100.00%	100		
2184 ~	Covergroup instance \/ALSU_pkg::rand_stim	uls::cvr_gp			
2185		100.00%	100		Covered
2186	covered/total bins:	94	94		
2187	missing/total bins:	9	94		
2188	% Hit:	100.00%	100		
2189 ~	Coverpoint A_cp	100.00%	100		Covered
2190	covered/total bins:	6	6		
2191	missing/total bins:	0	6		
2192	% Hit:	100.00%	100		
2193	bin A_data_0	8567	1		Covered
2194	bin A_data_max	8253	1		Covered
2195	bin A_data_min	8320	1		Covered
2196	bin A_data_walkingones[1]	3674	1		Covered
2197	bin A_data_walkingones[2]	3834	1		Covered
2198	bin A_data_walkingones[4]	3897	1		Covered
2199	default bin A_data_default	23602			Occurred
2200 ~	Coverpoint B_cp	100.00%	100		Covered
2201	covered/total bins:	6	6		
2202	missing/total bins: % Hit:	100.00%	6		
2203		100.00%	100 1		Comment.
2204 2205	bin B_data_0	8654	1		Covered Covered
2205	bin B_data_max bin B data min	8106 8081	1		Covered
2207	bin B_data_min bin B_data_walkingones[1]	1855	1	-	Covered
2208	bin B_data_walkingones[2]	1927	1		Covered
2209	bin B_data_walkingones[4]	2186	1		Covered
2210	default bin B_data_default	23902			Occurred
2211 ~	Coverpoint ALU_cp	100.00%	100		Covered
2212	covered/total bins:	7	7		covered
2213	missing/total bins:	0	7		
2214	% Hit:	100.00%	100		
2215	illegal_bin Bins_invalid	311			Occurred
2216	bin Bins_shift[SHIFT]	10680	1		Covered
2217	bin Bins shift[ROTATE]	10616	1		Covered
2218	bin Bins_arith[ADD]	10667	1		Covered
2219	bin Bins_arith[MULT]	10659	1		Covered
2220	bin Bins_bitwise[OR]	10675	1		Covered
2221	bin Bins_bitwise[XOR]	10739	1		Covered
2222	bin Bins_trans	1	1		Covered
2223 >	Coverpoint op_arth [1]	100.00%	100		Covered
2224	covered/total bins:	3	3		
2225	missing/total bins:	0	3		
2226	% Hit:	100.00%	100		
2227	bin ADD_b	10667	1		Covered
2228	bin MULT_b	10659	1		Covered
2229	bin shift	10680	1		Covered
2230 ~	Coverpoint c_B [1]	100.00%	100		Covered
2231	covered/total bins:	6	6		
2232	missing/total bins:	0	6		
2233	% Hit:	100.00%	100		
2234	bin B_0	8654	1		Covered
2235	bin B_max	8106	1		Covered
2236	bin B_min	8081	1		Covered
2237	bin walkingones1	7671	1		Covered
2238	bin walkingones2	7933	1		Covered
2239	bin walkingones3	8081	1		Covered
2240 ~	Coverpoint c_A [1]	100.00%	100 6		Covered
2241 2242	covered/total bins:	0	6		
2242	missing/total bins: % Hit:	100.00%	100		
2244	bin A 0	100.00%	100		Covered
2244	bin A max	8253	1		Covered
2245	bin A_max	8320	1		Covered
2247	bin walkingones1	7798	1		Covered
444	DIN WOLKINGONESI	7796	-		

2247	bin walkingones1	7798	1	- Cover	d
2248	bin walkingones2	7807	1	- Cover	d
2249	bin walkingones3	8320	1	- Covere	
2250	Coverpoint red A	100.00%	100	- Cover	
2251	covered/total bins:	2	2	- Cover	
2252					
100000	missing/total bins:	0	2		
2253	% Hit:	100.00%	100		
2254	bin auto[0]	33692	1	- Cover	
2255	bin auto[1]	30655	1	- Cover	d
2256	Coverpoint red_B	100.00%	100	- Cover	rd
2257	covered/total bins:	2	2		
2258	missing/total bins:	0	2		
2259	% Hit:	100.00%	100		
2260	bin auto[0]	33094	1	- Cover	d
2261	bin auto[1]	31253	1	- Cover	
100000000000000000000000000000000000000		100.00%	100		
2262	Coverpoint op			- Cover	a
2263	covered/total bins:	8	8		
2264	missing/total bins:	0	8		
2265	% Hit:	100.00%	100		
2266	bin auto[OR]	10675	1	- Cover	d
2267	bin auto[XOR]	10739	1	- Cover	d
2268	bin auto[ADD]	10667	1	- Cover	d
2269	bin auto[MULT]	10659	1	- Cover	d
2270	bin auto[SHIFT]	10680	1	- Cover	ed.
2271	bin auto[ROTATE]	10616	î	- Cover	
2272		149	1	- Cover	
1 Contract	bin auto[INVALID_6]			100000	
2273	bin auto[INVALID_7]	162	1	- Cover	
2274	Coverpoint serial_in	100.00%	100	- Cover	d
2275	covered/total bins:	2	2		
2276	missing/total bins:	0	2		
2277	% Hit:	100.00%	100		
2278	bin auto[0]	32332	1	- Covere	d
2279	bin auto[1]	32015	1	- Cover	d
2280	Coverpoint direction	100.00%	100	- Cover	
2281	covered/total bins:	2	2	-	
2282	missing/total bins:	ø	2		
0.000					
2283	% Hit:	100.00%	100		
2284	bin auto[0]	32469	1	- Cover	
2285	bin auto[1]	31878	1	- Cover	:d
2286	Coverpoint cin	100.00%	100	- Cover	d
2287	covered/total bins:	2	2		
2288	missing/total bins:	0	2		
2289	% Hit:	100.00%	100		
2290	bin auto[0]	32578	1	- Cover	d
2291	bin auto[1]	31769	1	- Cover	d
2292	Cross c1	100.00%	100	- Cover	
2293	covered/total bins:	18	18	COVE	4
57707					
2294	missing/total bins:	0	18		
2295	% Hit:	100.00%	100		
2296	Auto, Default and User Defined Bins:				
2297	bin <mult_b,b_min,a_min></mult_b,b_min,a_min>	215	1	- Cover	ed
2298	bin <add_b,b_min,a_min></add_b,b_min,a_min>	200	1	- Cover	d
2299	bin <mult_b,b_max,a_min></mult_b,b_max,a_min>	186	1	- Covere	d
2300	bin <add_b,b_max,a_min></add_b,b_max,a_min>	237	1	- Cover	d
2301	bin <mult_b,b_0,a_min></mult_b,b_0,a_min>	180	1	- Cover	
2302	bin <add_b,b_0,a_min></add_b,b_0,a_min>	182	ī	- Cover	
2303	bin <mult_b,b_min,a_max></mult_b,b_min,a_max>	171	1	- Cover	
100000000000000000000000000000000000000			1		
2304	bin <ado_b,b_min,a_max></ado_b,b_min,a_max>	192		- Cover	
2305	bin <mult_b,b_min,a_0></mult_b,b_min,a_0>	188	1	- Cover	
2306	bin <add_b,b_min,a_0></add_b,b_min,a_0>	215	1	- Cover	
2307	bin <mult_b,b_max,a_max></mult_b,b_max,a_max>	194	1	- Cover	
2308	bin <add_b,b_max,a_max></add_b,b_max,a_max>	225	1	- Cover	·d
2309	bin <mult_b,b_max,a_0></mult_b,b_max,a_0>	181	1	- Cover	·d
2310	bin <add_b,b_max,a_0></add_b,b_max,a_0>	183	1	- Cover	ed
2311	bin <mult_b,b_0,a_max></mult_b,b_0,a_max>	200	1	- Cover	ed .
2312	bin <add_b,b_0,a_max></add_b,b_0,a_max>	176	1	- Cover	
2313	bin <mult_b,b_0,a_0></mult_b,b_0,a_0>	160	1	- Cover	
2313	bin <add_b,b_0,a_0></add_b,b_0,a_0>	204	1	- Cover	
100 April 100 Ap		204	1	coven	Ψ.
2315	Illegal and Ignore Bins:	24444		2000	0.000 N
2316	ignore_bin b7	2708		- Occur	
2317	ignore_bin b6	2488		- Occur	
2318	ignore_bin b5	2304		- Occur	
2319	ignore_bin b4	2690		- Occur	ed
2328	ignore_bin b3	2425		- Occur	red
2321	ignore_bin b2	2373		- Occur	red
2322	ignore_bin b1	4164		- Occur	
		2000			

2323 ~	Cross c2	100.00%	100	-	Covered
2324	covered/total bins:	2	2		
2325	missing/total bins:	0	2		
2326	% Hit:	100.00%	100		
2327 ∨	Auto, Default and User Defined Bins:				
2328	bin <add_b,auto[1]></add_b,auto[1]>	5266	1		Covered
2329	bin <add_b,auto[0]></add_b,auto[0]>	5401	1		Covered
2330 ~	Illegal and Ignore Bins:				
2331	ignore_bin b1	21339			Occurred
2332 ∨	Cross c3	100.00%	100		Covered
2333	covered/total bins:	2	2		
2334	missing/total bins: % Hit:	100.00%	100		
2336 ∨	Auto, Default and User Defined Bins:	100.00%	100		
2337	bin <add_b,auto[1]></add_b,auto[1]>	5291	1		Covered
2338	bin <add_b,auto[0]></add_b,auto[0]>	5376	ĩ		Covered
2339 ∨	Illegal and Ignore Bins:				55,400,50
2340	ignore_bin_b1	21339			Occurred
2341 ∨	Cross c4	100.00%	100		Covered
2342	covered/total bins:	2	2		
2343	missing/total bins:	0	2		
2344	% Hit:	100.00%	100		
2345 ∨	Auto, Default and User Defined Bins:				
2346	bin <add_b,auto[1]></add_b,auto[1]>	5263	1		Covered
2347	bin <add_b,auto[0]></add_b,auto[0]>	5404	1		Covered
2348 ~	Illegal and Ignore Bins:	21220			Occupred
2349 2350 V	ignore_bin b1 Cross c5	21339 100.00%	100		Occurred Covered
2351	covered/total bins:	6	6		covered
2352	missing/total bins:	ø	6		
2353	% Hit:	100.00%	100		
2354 ∨	Auto, Default and User Defined Bins:				
2355	bin b1	138	1		Covered
2356	bin b2	104	1		Covered
2357	bin b3	111	1		Covered
2358	bin b4	140	1		Covered
2359	bin b5	99	1		Covered
2360	bin b6	107	1		Covered
2361 ~	Cross c6 covered/total bins:	100.00%	100		Covered
2362 2363	missing/total bins:	6 Ø	6	- 0	
2364	% Hit:	100.00%	100	_	
2365 ~	Auto, Default and User Defined Bins:	-51717777			
2366	bin b1	83	1		Covered
2367	bin b2	99	1		Covered
2368	bin b3	79	1		Covered
2369	bin b4	92	1		Covered
2370	bin b5	93	1		Covered
2371	bin b6	98	1		Covered
2372 ~	Cross c7	100.00%	100		Covered
2373	covered/total bins:	6	6		
2374	missing/total bins:	100.00%	100		
2375 2376 ~	<pre>% Hit: Auto, Default and User Defined Bins:</pre>	100.00%	100		
2376 🗸	bin <auto[1].auto[1].auto[invalid 7]=""></auto[1].auto[1].auto[invalid>	13	1		Covered
2378	bin <auto[1],auto[1],auto[1nvalid_7]></auto[1],auto[1],auto[1nvalid_7]>	2561	î		Covered
2379	bin <auto[1],auto[1],auto[nvalid_6]></auto[1],auto[1],auto[nvalid_6]>	10	1		Covered
2380	bin <auto[1],auto[1],auto[shift]></auto[1],auto[1],auto[shift]>	2508	î		Covered
2381	bin <auto[1],auto[1],auto[mult]></auto[1],auto[1],auto[mult]>	2531	1		Covered
2382	<pre>bin <auto[1],auto[1],auto[add]></auto[1],auto[1],auto[add]></pre>	2570	1		Covered
2383 🗸	Illegal and Ignore Bins:				M. 400 M. 100 M.
2384	ignore_bin b3	21414			Occurred
2385	ignore_bin b2	33094			Occurred
2386	ignore_bin b1	33692			Occurred
2387					
2388	[1] - Does not contribute coverage as weight is 0				
2389	TOTAL COVERCEOUR COVERACE, AND ARM COVERCEOUR THREE	c			
2390	TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPE	3- T			

Question 2:

1. Code:

```
1 ∨ module asser_ex();
2 🗸
         p1: assert property @(posedge clk)
              a |-> ##2 b;
4
         endproperty
6
         p2: assert property @(posedge clk)
              a && b |-> ##[1:3] c;
 8
         endproperty
10 🗸
         sequence s11b;
11
             ##2 !b;
12
         endsequence
13
14
         property p4;
15 🗸
             @(posedge clk)
16
             $onehot(Y);
17
         endproperty
18
19
         property p5;
20
             @(posedge clk)
21
              !D |-> ##1 !valid;
22
         endproperty
23
     endmodule
24
```

Question 3:

1. RTL code:

```
module counter (counter_if.DUT intrf);
     always @(posedge intrf.clk, negedge intrf.rst_n) begin
         if (!intrf.rst_n)
11
              intrf.count_out <= 0;</pre>
12
         else if (!intrf.load_n)
13
              intrf.count_out <= intrf.data_load;</pre>
14
15
          else if (intrf.ce) begin
              if (intrf.up_down)
16
                  intrf.count_out <= intrf.count_out + 1;</pre>
18
              else
                  intrf.count_out <= intrf.count_out - 1;</pre>
20
          end
21
     end
22
     assign intrf.max_count = (intrf.count_out == {intrf.WIDTH{1'b1}})? 1:0;
     assign intrf.zero = (intrf.count_out == 0)? 1:0;
24
25
     endmodule
```

2. Verification plan:

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
COUNTER_1	When the reset is asserted, the output countervalue should be low	Directed at the start of the simulation, then randomized with constraint to make the rest off) Tra	Assertion combinational to check asyncronos rst
	When the load is asserted, the output count_out should take the value of the load_data input	Randomize wih constrain to make the load active 70% of time	cover all values of laod	Assertion to check load to check load functionality
COUNTER_3	(clock enable signal to increment or decrement the counter depending on the up_down)	Randomize wih constrain to make IT active 70% of time	all values of count out and trans bins from 0 to max	assertions to check enable func and counter increment, dcrement func ,max and zero flag

3. packege code:

```
package counter_pkg;
         parameter WIDTH = 4;
         parameter MAX_VALUE = 2**WIDTH - 1;
         class rand stimuls;
             rand bit
                                  rst_n;
             rand bit
                                  load n;
             rand bit
                                  up_down;
             rand bit
                                   ce;
             rand bit [WIDTH-1:0] data_load;
             //no need for constructor, they will be initialized to 0 by default
12
             constraint c1 {
                 rst_n dist {1 := 9, 0 := 1};
                 ce dist {1 := 9, 0 := 1};
                 load_n dist {0 := 7, 1 := 3}; //load_n active 70%
18
             covergroup cg1(ref bit [WIDTH-1:0]count_out, ref bit clk) @(posedge clk);
                 data_load_cp : coverpoint data_load iff(rst_n && !load_n);
                 count_out_cp : coverpoint count_out iff(rst_n && up_down && ce);
                 count_out_cp2 : coverpoint count_out iff(rst_n && up_down && ce) {
                     bins ovrflow = (MAX VALUE => 0);
                 count_out_cp3 : coverpoint count_out iff(rst_n && !up_down && ce);
                 count_out_cp4 : coverpoint count_out iff(rst_n && up_down && ce) {
                     bins ovrflow = (MAX_VALUE => 0);
             endgroup
             function new (ref bit [WIDTH-1:0]count_out, ref bit clk);
                 cg1 = new(count_out, clk);
             endfunction
         endclass
     endpackage
```

4. Testbench code:

```
import counter_pkg::*;
 2
     module counter tb(counter if.TB intrf);
         rand stimuls my inputs;
 4
         logic clk;
 6
         assign clk = intrf.clk;
 8
         initial begin
10
11
              intrf.load n = 0;
12
              intrf.up down = 0;
             intrf.ce = 0;
13
14
              intrf.data load = 0;
15
16
              //reset test
             intrf.rst n = 0;
17
             @(negedge intrf.clk);
18
19
              //randomized test
20
             my inputs = new(intrf.count out, clk);
21
             for(int i = 0; i < 5000; i++) begin
22
                  assert(my inputs.randomize());
23
                  intrf.rst n = my inputs.rst n;
24
                  intrf.load_n = my_inputs.load_n;
25
                  intrf.up down = my inputs.up down;
26
27
                  intrf.ce = my inputs.ce;
                  intrf.data load = my inputs.data load;
28
                  @(negedge intrf.clk);
29
30
              end
31
              $stop;
32
         end
     endmodule
33
```

5. Interface:

```
interface counter_if #(parameter WIDTH = 4)(input clk);
         logic rst_n;
         logic [WIDTH-1:0] count_out;
         logic load_n;
         logic up_down;
         logic ce;
         logic [WIDTH-1:0] data_load;
         logic max_count;
         logic zero;
10
11
12
         modport DUT (input clk, rst_n, load_n, up_down, ce, data_load,
13
                      output count_out, max_count, zero);
15
         modport TB (output rst_n, load_n, up_down, ce, data_load,
                     input count_out, max_count, zero, clk);
17
18
         modport SVA (input clk, rst_n, load_n, up_down, ce, data_load,
                 count_out, max_count, zero);
20
     endinterface
21
```

6. Top module:

```
module counter_top();
         logic clk;
         always #1 clk = ~clk;
         initial clk = 0;
         counter_if intrf(clk);
10
         counter DUT(intrf);
11
         counter_tb TB(intrf);
12
13
14
         bind counter_SVA counter_SVA_inst(intrf);
15
16
     endmodule
17
```

7. SVA:


```
module counter_SVA(counter_if.SVA intrf);
    property load_active;
        @(posedge intrf.clk) disable iff (!intrf.rst_n)
        (lintrf.load_n) |=> (intrf.count_out == $past(intrf.data_load));
    endproperty
    property no_load_no_cn;
        @(posedge intrf.clk) disable iff (!intrf.rst_n)
        (intrf.load_n && !intrf.ce) |=> (intrf.count_out == $past(intrf.count_out));
    endproperty
    property count_up;
        @(posedge intrf.clk) disable iff (!intrf.rst_n)
        (intrf.load_n && intrf.ce && intrf.up_down) |=> (intrf.count_out == $past(intrf.count_out) + 1'b1);
    endproperty
    property count_down;
        @(posedge intrf.clk) disable iff (!intrf.rst_n)
        (intrf.load_n && intrf.ce && !intrf.up_down) |=> (intrf.count_out == $past(intrf.count_out) - 1'b1);
    endproperty
    property max_count_assert;
        @(posedge intrf.clk) disable iff (!intrf.rst_n)
        (intrf.count_out == 4'b1111) |-> intrf.max_count;
    endproperty
    property zero_assert;
        @(posedge intrf.clk) disable iff (!intrf.rst_n)
        (intrf.count_out == 4'b0000) |-> intrf.zero;
    endproperty
    always_comb begin
        if(!intrf.rst_n)
        async_rst: assert final (intrf.count_out == 0);
    end
    al: assert property (load_active);
    a2: assert property (no_load_no_cn);
    a3: assert property (count_up);
    a4: assert property (count_down);
    a5: assert property (max_count_assert);
    a6: assert property (zero_assert);
    c1: cover property (load_active);
    c2: cover property (no_load_no_cn);
    c3: cover property (count_up);
    c4: cover property (count_down);
    c5: cover property (max_count_assert);
    c6: cover property (zero_assert);
endmodule
```

8. Do file:

```
vlib work
vlog 3_pkg.sv 3_counter.sv 3_counter_tb.sv 3_counter_if.sv 3_counter_SVA.sv +cover -covercells
vsim -voptargs=+acc work.counter_top -cover
add wave *
add wave *
sim:/counter_top/TB/my_inputs \
sim:/counter_top/TB/my_inputs.rst_n \
sim:/counter_top/TB/my_inputs.load_n \
sim:/counter_top/TB/my_inputs.up_down \
sim:/counter_top/TB/my_inputs.ce \
sim:/counter_top/TB/my_inputs.data_load
coverage save 3_counter_tb.ucdb -onexit

run -all
```

9. Qesta sim wave snippets (Unsigned):



10. Statement coverage report :

```
Statement Coverage:
Enabled Coverage
                                                       Misses Coverage
                                                           0 100.00%
         Statements
     -----Statement Details-----
99
100
     Statement Coverage for instance /counter_tb/dut --
                     Item
         Line
                                              Count
                                                        Source
103
104
       File 2_counter.v
                                                        module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
                                                        parameter WIDTH = 4;
188
189
                                                        input clk;
         10
                                                         input rst_n;
                                                         input load_n;
         13
                                                        input up_down;
         14
                                                         input ce;
                                                        input [WIDTH-1:0] data_load;
         15
                                                        output reg [WIDTH-1:0] count_out;
         17
                                                        output max_count;
         18
                                                         output zero;
         19
         20
                                               4994
                                                         always @(posedge clk) begin
                                                            if (!rst_n)
                                                                count_out <= 0;
         22
         23
                                                            else if (!load_n)
         24
                                                3207
                                                                count_out <= data_load;
         25
                                                            else if (ce)
                                                                if (up_down)
         26
                                                 603
                                                                    count_out <= count_out + 1;
         28
                                                                else
                                                                    count_out <= count_out - 1;
         29
         30
                                                         end
         31
                                                4578
                                                         assign max_count = (count_out == {WIDTH(1'b1}})? 1:0;
                                                        assign zero = (count_out == 0)? 1:0;
         33
                                                4578
```

11. Branch coverage report:

```
Branch Coverage:
      Enabled Coverage
                                     Hits
                             Bins
                                          Misses Coverage
      Branches
                              10
                                     10
                                             0 100.00%
   V Branch Coverage for instance /counter_tb/dut
                Item
      Line
                                    Count
                                           Source
     File 2_counter.v
                    21
                                     4994
                                           Count coming in to IF
      21
                  1
                                     475
                                              if (!rst_n)
                  1
                                              else if (!load_n)
      23
                                     3207
                                    1174
      25
                                              else if (ce)
                                           All False Count
                                     138
   Branch totals: 4 hits of 4 branches = 100.00%
   -----IF Branch-----
                                    1174 Count coming in to IF
                                                if (up_down)
      28
                  1
                                     571
                                                 else
   Branch totals: 2 hits of 2 branches = 100.00%
    -----IF Branch-----
                                           Count coming in to IF
                                           assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
      32
                                     334
                                           assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
      32
                                     4243
   Branch totals: 2 hits of 2 branches = 100.00%
46 × ------IF Branch-----
                                     4577
                                           Count coming in to IF
      33
                                     650
                                           assign zero = (count_out == 0)? 1:0;
      33
                   2
                                     3927
                                           assign zero = (count_out == 0)? 1:0;
    Branch totals: 2 hits of 2 branches = 100.00%
```

12. Toggle coverage:

Enabled Coverage	Bi	ns Hits	Misses	Coverage		
Toggles		30 30	0	100.00%		
=======================================	=====Togg	le Details====			=====	===
Toggle Coverage for	instance /counte	r_tb/dut				
		Node	1H-	>0L 0	L->1H	"Coverage"
		ce		1	1	100.00
		clk		1	1	100.00
		count_out[3-0]		1	1	100.00
		data_load[0-3]		1	1	100.00
		load_n		1	1	100.00
		max_count		1	1	100.00
		rst_n		1	1	100.00
		up_down		1	1	100.00
		zero		1	1	100.00
Total Node Count	= 15					
Toggled Node Count	= 15					
Untoggled Node Count	= 0					
Toggle Coverage	- 100 00% /	30 of 30 hins)				

13. Functional coverage:

662	COVERGROUP COVERAGE:				
663 664 665	Covergroup	Metric	Goal	Bins	Status
666 V	TYPE /counter_pkg/rand_stimuls/cg1	100.00%	100		Covered
668	covered/total bins:	50	50		
669	missing/total bins:	0	50		
670 671 ~	% Hit: Coverpoint data_load_cp	100.00% 100.00%	100 100		Covered
672	covered/total bins:	16	16		covered
673	missing/total bins:	9	16		
674	% Hit:	100.00%	100		
675 ~	Coverpoint count_out_cp	100.00%	100		Covered
676	covered/total bins: missing/total bins:	16 0	16 16		
677 678	# Hit:	100.00%	100		
679 V	Coverpoint count_out_cp2	100.00%	100		Covered
	covered/total bins:	1	1		
	missing/total bins:	0	1		
682	% Hit:	100.00%	100		wassered !
683 V	Coverpoint count_out_cp3 covered/total bins:	100.00% 16	100 16		Covered
685	missing/total bins:	9	16		
	% Hit:	100.00%	100		
	Coverpoint count_out_cp4	100.00%	100		Covered
	covered/total bins:	1	1		
	missing/total bins: % Hit:	100 00%	100		
	A HIT: Covergroup instance \/counter_pkg::r	100.00%	100		
692	g. say ensemble (yeodifer_pkg)	100.00%	100		Covered
693	covered/total bins:	50	50		
694	missing/total bins:	0	50		
695	% Hit:	100.00%	100		
696 V	Coverpoint data_load_cp covered/total bins:	100.00% 16	100 16		Covered
598	missing/total bins:	0	16		
699	% Hit:	100.00%	100		
700	bin auto[0]	213	1		Covered
7.01	bin auto[1]	193	1		Covered
702	bin auto[2]	188	1		Covered
703 704	bin auto[3] bin auto[4]	204 173	1		Covered Covered
705	bin auto[5]	213	î		Covered
786	bin auto[6]	184	1		Covered
707	bin auto[7]	195	1		Covered
708	bin auto[8]	217	1		Covered
789	bin auto[9] bin auto[10]	208	1		Covered
710 711	bin auto[10]	202 224	1		Covered Covered
712	bin auto[12]	205	1		Covered
	bin auto[13]	182	1		Covered
	bin auto[14]	196	1		Covered
715	bin auto[15]	214	1		Covered
716 ×	Coverpoint count_out_cp covered/total bins:	100.00% 16	100 16		Covered
718	missing/total bins:	0	16		
719	% Hit:	100.00%	100		
720	bin auto[0]	284	1		Covered
721	bin auto[1]	143	1		Covered
722	bin auto[2]	92	1		Covered
723 724	bin auto[3] bin auto[4]	130 98	1		Covered Covered
725	bin auto[5]	125	1		Covered
726	bin auto[6]	114	1		Covered
	bin auto[7]	116	1		Covered
	bin auto[8]	106	1		Covered
729 730	bin auto[9] bin auto[10]	111 120	1		Covered Covered
	bin auto[10]	120	1		Covered
732	bin auto[11]	119	1		Covered
	bin auto[13]	118	1		Covered
734	bin auto[14]	117	1		Covered
735	bin auto[15]	148	1		Covered
736 ~	Coverpoint count_out_cp2 covered/total bins:	100.00% 1	100		Covered
737 738	missing/total bins:	0	1		
739	% Hit:	100.00%	100		
and Albania	William Co.		-		

13. Functional coverage:

15	70 III.C.	100.00%	100	**	765
40	bin ovrflow	45	1		Covered
41 ∨	Coverpoint count_out_cp3	100.00%	100		Covered
12	covered/total bins:	16	16		
43	missing/total bins:	0	16		
14	% Hit:	100.00%	100		
15	bin auto[0]	338	1		Covered
	bin auto[1]	123	1		Covered
7	bin auto[2]	120	1		Covered
18	bin auto[3]	97	1		Covered
	bin auto[4]	106	1		Covered
0	bin auto[5]	102	1		Covered
51	bin auto[6]	91	1		Covere
52	bin auto[7]	116	1		Covere
53	bin auto[8]	117	1		Covere
54	bin auto[9]	113	1		Covered
55.	bin auto[10]	98	1		Covere
56	bin auto[11]	117	1		Covered
57	bin auto[12]	105	1		Covered
8	bin auto[13]	101	1		Covere
	bin auto[14]	106	1		Covere
50	bin auto[15]	143	1		Covered
51 🗸	Coverpoint count_out_cp4	100.00%	100		Covered
52	covered/total bins:	1	1		
53	missing/total bins:	Ø	1		
54	% Hit:	100.00%	100		
55	bin ovrflow	45	1		Covered
56					
7 T	OTAL COVERGROUP COVERAGE: 100.00% COVER	RGROUP TYPES: 1			

14. Assertion result:

788				
789	ASSERTION RESULTS:			
790				
791	Name File(Lin	e)	Failure	Pass
792			Count	Count
793				
794	/counter_top/DUT/counter_SVA_	inst/async_rst		
795	3_counte	r_SVA.sv(37)	0	1
796	/counter_top/DUT/counter_SVA_	inst/a1		
797	3_counte	r_SVA.sv(40)	0	1
798	/counter_top/DUT/counter_SVA_	inst/a2		
799	3_counte	r_SVA.sv(41)	0	1
800	/counter_top/DUT/counter_SVA_	inst/a3		
801	3_counte	r_SVA.sv(42)	0	1
802	/counter_top/DUT/counter_SVA_	inst/a4		
803	3_counte	r_SVA.sv(43)	0	1
804	/counter_top/DUT/counter_SVA_	inst/a5		
805	3_counte	r_SVA.sv(44)	0	1
806	/counter_top/DUT/counter_SVA_	inst/a6		
807	3_counte	r_SVA.sv(45)	0	1
808	/counter_top/TB/#anonblk#9508	4642#22#4#/#ublk#9	5084642#22/imme	ed23
809	3_counte	r_tb.sv(23)	0	1
810				
811	Total Coverage By Instance (f	iltered view): 100	.00%	
Ω10				

15. Assertion coverage:

Name	Design Design Long File(Line) Hitz Status
Name	Design Design Lang File(Line) Hits Status Unit UnitType
/counter_top/DUT/counter_SVA_ins	t/c1 counter_SVA Verilog SVA 3_counter_SVA.sv(47) 2900 Covered
/counter_top/DUT/counter_SVA_ins	t/c2 counter_SVA Verilog SVA 3_counter_SVA.sv(48) 128 Covered
/counter_top/DUT/counter_SVA_ins	t/c3 counter_SVA Verilog SVA 3_counter_SVA.sv(49) 543 Covered
/counter_top/DUT/counter_SVA_ins	t/c4 counter_SVA Verilog SVA 3_counter_SVA.sv(50) 530 Covered
/counter_top/DUT/counter_SVA_ins	t/c5 counter_SVA Verilog SVA 3_counter_SVA.sv(51) 326 Covered
/counter_top/DUT/counter_SVA_ins	t/c6 counter_SVA Verilog SVA 3_counter_SVA.sv(52) 708 Covered

Question 4:

1. Testbench:

```
module config_reg_tb();
         typedef enum {
             adc0 reg,
             adc1 reg,
             temp_sensor0_reg,
             temp_sensor1_reg,
             analog_test,
             digital_test,
             amp_gain,
             digital config,
             break_loop
         } bank_reg;
         logic clk;
16
         logic reset;
         logic write;
         logic [15:0] data_in;
         bank_reg address;
         logic [15:0] data_out;
         config_reg dut( clk, reset, write, data_in, address, data_out);
         integer correct_count, error_count;
         logic [15:0] reset_assoc[string] = '{
             "adc0_reg" : 16'hFFFF,
             "adc1_reg" : 16'h0,
             "temp_sensor0_reg" : 16'h0,
             "temp_sensor1_reg" : 16'h0,
             "analog_test" : 16'hABCD,
             "digital_test" : 16'h0,
             "amp_gain" : 16'h0,
             "digital_config" : 16'h1
         logic [15:0] data_out_exp;
         initial begin
             clk = 0;
             forever
                 #1 clk = ~clk;
         end
         initial begin
             correct_count = 0;
             error_count = 0;
             write = 0;
             data_in = 0;
             assert_reset();
```

1. Testbench:

```
//write / read test
    write = 1;
    for(address = address.first; address < address.last; address = address.next) begin</pre>
        data_in = 16'h0000;
        data_out_exp = 16'h0000;
        @(negedge clk);
        check_result();
        data_in = 16'hffff;
        data_out_exp = 16'hffff;
        @(negedge clk);
        check_result();
        data_in = 16'h8000;
        data_out_exp = 16'h8000;
        @(negedge clk);
        check_result();
        data_in = 16'h4000;
        data_out_exp = 16'h4000;
        @(negedge clk);
        check_result();
        data_in = 16'h0001;
        data_out_exp = 16'h0001;
        @(negedge clk);
        check_result();
        data in = 16'h0010;
        data_out_exp = 16'h0010;
        @(negedge clk);
        check_result();
        $display("////////");
    end
    $display("Correct: %d, Error: %d", correct_count, error_count);
    $stop;
end
task assert_reset();
    reset = 1;
    @(negedge clk);
    check_reset();
    reset = 0;
endtask
```

1. Testbench:

2. Verification plan:

1	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	CONFIG_REG_1	After reset is asserted, all registers shoul take their default reset values from reset_assoc.	d Apply reset=1, loop through all register addresses, compare data_out with reset_assoc values.		A checker compares data_out with expected reset values and increments correct/error counters.
3	CONFIG_REG_2	When write is enabled, each register should update with the given data_in value on the selected address.	Set write=1, data_in=16'hA, loop through all register addresses and check data_out matches data_in.		A checker compares data_out with written data_in values for each address.
4	CONFIG_REG_3	assert rst with write rst must dominate	Set write=1,rst=1, data_in=16'hFFFF, loop through all register addresses and check data_out matches data_in.		A checker ensures new data overwrites old data correctly.

3. Bug report:

1.adc0_reg

o Bug: MSB stuck at 1.

2.adc1_reg

• Bug: Performs rotate-right by 8 bits on write.

3.temp_sensor0_reg

o Bug: Shifts data left by 1 bit.

4. temp_sensor0_reg

o Bug: Writes occur during reset (should be blocked).

5. digital_test

o Bug: Updates only after the second positive clock edge.

6. analog_test

o Bug: Incorrect reset value.

7.amp_gain

o Bug: Behave combinationally.

8. digital_config

o Bug: MSB stuck at 0.

3. Questasim snippetes

```
# RESET ERROR: Address analog_test, expected 1010101111001101, got 1010101111001100
 # ERROR: Address break_loop, expected 01000000000000, got 000000000000001
# ERROR: Address adc0_reg, expected 00000000000000, got 100000000000000
# ERROR: Address adc0 reg, expected 111111111111111, got 111111111111111
# ERROR: Address adc0_reg, expected 10000000000000, got 100000000000000
# ERROR: Address adc0_reg, expected 01000000000000, got 110000000000000
# ERROR: Address adc0_reg, expected 00000000000001, got 10000000000001
# ERROR: Address adc0_reg, expected 000000000010000, got 100000000010000
# ERROR: Address adcl_reg, expected 0000000000000, got 00000000000000
# ERROR: Address adc1 reg, expected 111111111111111, got 111111111111111
# ERROR: Address adcl_reg, expected 10000000000000, got 0000000010000000
# ERROR: Address adc1_reg, expected 01000000000000, got 000000001000000
# ERROR: Address adcl_reg, expected 00000000000001, got 0000000100000000
# ERROR: Address adc1 reg, expected 000000000010000, got 000100000000000
# ERROR: Address temp_sensor0_reg, expected 00000000000000, got 000000000000000
# ERROR: Address temp sensor0 reg, expected 11111111111111, got 1111111111111111
# ERROR: Address temp_sensor0_reg, expected 10000000000000, got 000000000000000
# ERROR: Address temp_sensor0_reg, expected 01000000000000, got 100000000000000
# ERROR: Address temp_sensor0_reg, expected 00000000000001, got 000000000000000
# ERROR: Address temp_sensor0_reg, expected 000000000010000, got 000000000100000
# ERROR: Address temp sensor1 reg, expected 00000000000000, got 000000000000000
# ERROR: Address temp sensor1 reg, expected 111111111111111, got 1111111111111111
# ERROR: Address temp_sensor1_reg, expected 10000000000000, got 100000000000000
# ERROR: Address temp_sensorl_reg, expected 01000000000000, got 010000000000000
# ERROR: Address temp sensor1 reg, expected 00000000000001, got 000000000000001
# ERROR: Address temp_sensorl_reg, expected 000000000010000, got 000000000010000
# ERROR: Address analog test, expected 00000000000000, got 000000000000000
# ERROR: Address analog_test, expected 111111111111111, got 111111111111111
# ERROR: Address analog_test, expected 10000000000000, got 100000000000000
# ERROR: Address analog_test, expected 01000000000000, got 01000000000000
# ERROR: Address analog_test, expected 00000000000001, got 000000000000001
# ERROR: Address analog_test, expected 000000000010000, got 000000000010000
# ERROR: Address digital test, expected 00000000000000, got 00000000000000
# ERROR: Address digital test, expected 111111111111111, got 00000000000000000
# ERROR: Address digital_test, expected 10000000000000, got 000000000000000
# ERROR: Address digital test, expected 01000000000000, got 0000000000000000
# ERROR: Address digital test, expected 00000000000001, got 000000000000000
# ERROR: Address digital test, expected 000000000010000, got 000000000000000
 # ERROR: Address amp gain, expected 00000000000000, got 000000000010000
# ERROR: Address amp_gain, expected 1111111111111, got 00000000000010000
# ERROR: Address amp_gain, expected 10000000000000, got 0000000000010000
# ERROR: Address amp_gain, expected 01000000000000, got 0000000000010000
# ERROR: Address amp gain, expected 00000000000001, got 000000000010000
# ERROR: Address amp_gain, expected 000000000010000, got 000000000010000
# ERROR: Address digital config, expected 00000000000000, got 000000000000000
# ERROR: Address digital_config, expected 11111111111111, got 011111111111111
# ERROR: Address digital_config, expected 10000000000000, got 000000000000000
# ERROR: Address digital_config, expected 01000000000000, got 0100000000000000
# ERROR: Address digital_config, expected 00000000000001, got 000000000000001
# ERROR: Address digital_config, expected 000000000010000, got 0000000000010000
30, Error:
# Correct:
# ** Note: $stop
                  : 4_buggy_reg_tb.sv(99)
    Time: 130 ns Iteration: 1 Instance: /config reg tb
  Break in Module config_reg_tb at 4_buggy_reg_tb.sv line 99
```