

يوسف أحمد محمد ابراهيم

Assignment 2

Question 1:

1. code:

```
1  module dyn_arr();
2      int dyn_array1[];
3      int dyn_array2[];
4
5
6      initial begin
7          dyn_array2 = '{9, 1, 8, 3, 4, 4}';
8          dyn_array1 = new[6];
9
10         foreach (dyn_array1[j]) dyn_array1[j] = j;
11
12         $display("*** Array 1 : %p, size = %0d ***", dyn_array1, $size(dyn_array1));
13
14         dyn_array1.delete();
15
16
17         dyn_array2.reverse();
18         $display("*** Reversed Array 2 %p ***", dyn_array2);
19         dyn_array2.sort();
20         $display("*** Sorted Array 2 : %p ***", dyn_array2);
21         dyn_array2.rsort();
22         $display("*** Reverse sorted Array 2 : %p ***", dyn_array2);
23         dyn_array2.shuffle();
24         $display("*** shuffled Array 2 : %p ***", dyn_array2);
25
26     end
27 endmodule
```

2. Results:

```
# *** Array 1 : '{0, 1, 2, 3, 4, 5}', size = 6 ***
# *** Reversed Array 2 '{4, 4, 3, 8, 1, 9}' ***
# *** Sorted Array 2 : '{1, 3, 4, 4, 8, 9}' ***
# *** Reverse sorted Array 2 : '{9, 8, 4, 4, 3, 1}' ***
# *** shuffled Array 2 : '{8, 1, 4, 3, 9, 4}' ***
```

Question 2:

1. RTL design:

```
module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
parameter WIDTH = 4;
input clk;
input rst_n;
input load_n;
input up_down;
input ce;
input [WIDTH-1:0] data_load;
output reg [WIDTH-1:0] count_out;
output max_count;
output zero;

always @(posedge clk) begin
    if (!rst_n)
        count_out <= 0;
    else if (!load_n)
        count_out <= data_load;
    else if (ce)
        if (up_down)
            count_out <= count_out + 1;
        else
            count_out <= count_out - 1;
end

assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
assign zero = (count_out == 0)? 1:0;

endmodule
```

The design is working properly.

2. Verification plan:

| 1 | Label | Design Requirement Description | Stimulus Generation | Functional Coverage | Functionality Check |
|---|--------------------|---|---|---------------------|--|
| 2 | RESET_TEST | When the reset is asserted, outputs should be low. | Directed at the start of the simulation, and called in randomization step. | - | <code>check_result()</code> verifies correct output using golden model task <code>exp_out</code> . |
| 3 | RANDOMIZATION_TEST | Output of the dut design is equal to the output of the golden model | Randomized test using <code>rand_stimulus</code> class with constraints 90% deactive reset, 90% active clock enable, 70% low up_down, 70% active clock enable and 70% active load enable. | - | <code>check_result()</code> verifies correct output using golden model task <code>exp_out</code> . |

3. packege code:

```
1  package counter_pkg;
2      parameter WIDTH = 4;
3      class rand_stimulus;
4          rand bit          rst_n;
5          rand bit          load_n;
6          rand bit          up_down;
7          rand bit          ce;
8          rand bit [WIDTH-1:0] data_load;
9
10         //no need for constructor, they will be initialized to 0
11
12         constraint c1 {
13             rst_n dist {1 := 9, 0 := 1};
14             ce dist {1 := 9, 0 := 1};
15             load_n dist {0 := 7, 1 := 3}; //load_n active 70%
16         }
17     endclass
18 endpackage
```

4. Testbench code:

```
1  import counter_pkg::*;
2
3  module counter_tb();
4      parameter WIDTH = 4;
5      bit          clk;
6      bit          rst_n;
7      bit          load_n;
8      bit          up_down;
9      bit          ce;
10     bit [WIDTH-1:0] data_load;
11
12     bit [WIDTH-1:0] count_out;
13     bit            max_count;
14     bit            zero;
15
16     bit [WIDTH-1:0] count_out_exp;
17     bit            max_count_exp;
18     bit            zero_exp;
19
20     rand_stimulus my_inputs;
21     integer error_count, correct_count;
22
23     counter dut(.);
24
25     initial begin
26         clk = 0;
27         forever
28             #1 clk = ~clk;
29     end
30
31     initial begin
32         error_count = 0;
33         correct_count = 0;
34         load_n = 0;
35         up_down = 0;
36         ce = 0;
37         data_load = 0;
38
39         //reset test
40         rst_n = 0;
41         @(negedge clk);
42         check_result();
43
44         //randomized test
45         my_inputs = new();
46         for(int i = 0; i < 50; i++) begin
47             assert(my_inputs.randomize());
48             rst_n = my_inputs.rst_n;
49             load_n = my_inputs.load_n;
50             up_down = my_inputs.up_down;
51             ce = my_inputs.ce;
52             data_load = my_inputs.data_load;
53
54             check_result();
55         end
56         $display("**** ERROR count: %0d, CORRECT count: %0d", error_count, correct_count);
57         $stop;
58     end
```


4. Testbench code:


```
60
61 task check_result();
62     @(negedge clk);
63     exp_out(); //calculate the correct outputs
64     if(count_out != count_out_exp || max_count != max_count_exp || zero != zero_exp) begin
65         $display("**** ERROR! at time %0t, output = %0d, max_count = %0d, zero = %0d | EXPECTED : %0d, %0d, %0d ****",
66             $time, count_out, max_count, zero, count_out_exp, max_count_exp, zero_exp);
67         error_count++;
68     end
69     else
70         correct_count++;
71
72 endtask
73
74
75 task exp_out();
76     if (!rst_n) begin
77         count_out_exp = 0;
78         max_count_exp = 0;
79         zero_exp = 1;
80     end
81     else if (!load_n)
82         count_out_exp = data_load;
83     else if (ce)
84         if (up_down)
85             count_out_exp++;
86         else
87             count_out_exp--;
88
89     if (count_out_exp == {WIDTH{1'b1}})
90         max_count_exp = 1;
91     else
92         max_count_exp = 0;
93
94     if (count_out_exp == 0)
95         zero_exp = 1;
96     else
97         zero_exp = 0;
98 endtask
99 endmodule
```

5. Do file :

```
1  vlib work
2  vlog 2_pkg.sv 2_counter.v 2_counter_tb.sv +cover -covercells
3  vsim -voptargs=+acc work.counter_tb -cover
4  add wave *
5  coverage save 2_counter_tb.ucdb -onexit -du work.counter
6  run -all
```

No exceptions needed.

6. Qesta sim wave snippets (unsigned radix)



```
*** ERROR count: 0, CORRECT count: 51
** Note: $stop      : 2_counter_tb.sv(57)
    Time: 104 ns   Iteration: 1   Instance: /counter_tb
Break in Module counter_tb at 2_counter_tb.sv line 57
```


7. Statement coverage report :

```
92 Statement Coverage:
93 Enabled Coverage      Bins      Hits      Misses Coverage
94 -----
95 Statements            7         7         0    100.00%
96
97 =====Statement Details=====
98
99 Statement Coverage for instance /\counter_tb\dut --
100
101 Line      Item      Count      Source
102 ----
103 File 2_counter.v
104 8                                module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
105
106 9                                parameter WIDTH = 4;
107
108 10                               input clk;
109
110 11                               input rst_n;
111
112 12                               input load_n;
113
114 13                               input up_down;
115
116 14                               input ce;
117
118 15                               input [WIDTH-1:0] data_load;
119
120 16                               output reg [WIDTH-1:0] count_out;
121
122 17                               output max_count;
123
124 18                               output zero;
125
126 19
127
128 20              1              50      always @(posedge clk) begin
129
130 21                                if (!rst_n)
131
132 22              1              15              count_out <= 0;
133
134 23                                else if (!load_n)
135
136 24              1              28              count_out <= data_load;
137
138 25                                else if (ce)
139
140 26                                    if (up_down)
141
142 27              1              1              count_out <= count_out + 1;
143
144 28                                else
145
146 29              1              2              count_out <= count_out - 1;
147
148 30                                end
149
150 31
151
152 32              1              39      assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
153
154 33              1              39      assign zero = (count_out == 0)? 1:0;
155
```

8. Branch coverage report :

```
7 Branch Coverage:
8   Enabled Coverage      Bins    Hits    Misses  Coverage
9   -----
10  Branches              10      10      0    100.00%
11
12 =====Branch Details=====
13
14 Branch Coverage for instance /\counter_tb#dut
15
16   Line      Item      Count    Source
17   ----      -
18   File 2_counter.v
19   -----IF Branch-----
20   21              50    Count coming in to IF
21   21              15    if (lrst_n)
22
23   23              28    else if (!load_n)
24
25   25              3     else if (ce)
26
27   27              4     All False Count
28 Branch totals: 4 hits of 4 branches = 100.00%
29
30 -----IF Branch-----
31   26              3     Count coming in to IF
32   26              1     if (up_down)
33
34   28              2     else
35
36 Branch totals: 2 hits of 2 branches = 100.00%
37
38 -----IF Branch-----
39   32              38    Count coming in to IF
40   32              5     assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
41
42   32              33    assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
43
44 Branch totals: 2 hits of 2 branches = 100.00%
45
46 -----IF Branch-----
47   33              38    Count coming in to IF
48   33              9     assign zero = (count_out == 0)? 1:0;
49
50   33              29    assign zero = (count_out == 0)? 1:0;
51
52 Branch totals: 2 hits of 2 branches = 100.00%
53
54
55 Condition Coverage:
56   Enabled Coverage      Bins  Covered  Misses  Coverage
57   -----
58   Conditions            2      2      0    100.00%
59
```


9. Toggle coverage report :

```
157 Toggle Coverage:
158   Enabled Coverage      Bins      Hits      Misses  Coverage
159   -----
160   Toggles                30       30         0    100.00%
161
162 =====Toggle Details=====
163
164 Toggle Coverage for instance /\counter_tb#dut --
165
166   Node      1H->0L      0L->1H  "Coverage"
167   -----
168   ce         1         1    100.00
169   clk         1         1    100.00
170   count_out[3-0]  1         1    100.00
171   data_load[0-3]  1         1    100.00
172   load_n      1         1    100.00
173   max_count   1         1    100.00
174   rst_n       1         1    100.00
175   up_down     1         1    100.00
176   zero        1         1    100.00
177
178 Total Node Count      =      15
179 Toggled Node Count   =      15
180 Untoggled Node Count =       0
181
182 Toggle Coverage      =    100.00% (30 of 30 bins)
183
184
185 Total Coverage By Instance (filtered view): 100.00%
186
```

Question 3:

1. RTL design:

```
1  module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
2  parameter INPUT_PRIORITY = "A";
3  parameter FULL_ADDER = "ON";
4  input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
5  input [2:0] opcode;
6  input signed [2:0] A, B;
7  output reg [15:0] leds;
8  output reg signed [5:0] out;
9
10 reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
11 reg signed [1:0] cin_reg;
12 reg [2:0] opcode_reg;
13 reg signed [2:0] A_reg, B_reg;
14
15 wire invalid_red_op, invalid_opcode, invalid;
16
17 //Invalid handling
18 assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
19 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
20 assign invalid = invalid_red_op | invalid_opcode;
21
22 //Registering input signals
23 always @(posedge clk or posedge rst) begin
24     if(rst) begin
25         cin_reg <= 0;
26         red_op_B_reg <= 0;
27         red_op_A_reg <= 0;
28         bypass_B_reg <= 0;
29         bypass_A_reg <= 0;
30         direction_reg <= 0;
31         serial_in_reg <= 0;
32         opcode_reg <= 0;
33         A_reg <= 0;
34         B_reg <= 0;
35     end else begin
36         cin_reg <= cin;
37         red_op_B_reg <= red_op_B;
38         red_op_A_reg <= red_op_A;
39         bypass_B_reg <= bypass_B;
40         bypass_A_reg <= bypass_A;
41         direction_reg <= direction;
42         serial_in_reg <= serial_in;
43         opcode_reg <= opcode;
44         A_reg <= A;
45         B_reg <= B;
46     end
47 end
48
49 //leds output blinking
50 always @(posedge clk or posedge rst) begin
51     if(rst) begin
52         leds <= 0;
53     end else begin
54         if (invalid)
55             leds <= ~leds;
56         else
57             leds <= 0;
58     end
59 end
60
```


1. RTL design:

```
61 //ALU output processing
62 always @(posedge clk or posedge rst) begin
63     if(rst) begin
64         out <= 0;
65     end
66     else begin
67         if (bypass_A_reg && bypass_B_reg)
68             out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
69         else if (bypass_A_reg)
70             out <= A_reg;
71         else if (bypass_B_reg)
72             out <= B_reg;
73         else if (invalid)
74             out <= 0;
75         else begin
76             case (opcode_reg)
77                 3'h0: begin
78                     if (red_op_A_reg && red_op_B_reg)
79                         out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg;
80                     else if (red_op_A_reg)
81                         out <= |A_reg;
82                     else if (red_op_B_reg)
83                         out <= |B_reg;
84                     else
85                         out <= A_reg | B_reg;
86                 end
87                 3'h1: begin
88                     if (red_op_A_reg && red_op_B_reg)
89                         out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
90                     else if (red_op_A_reg)
91                         out <= ^A_reg;
92                     else if (red_op_B_reg)
93                         out <= ^B_reg;
94                     else
95                         out <= A_reg ^ B_reg;
96                 end
97                 3'h2: out <= (FULL_ADDER)? (A_reg + B_reg + cin_reg) : A_reg + B_reg;
98                 3'h3: out <= A_reg * B_reg;
99                 3'h4: begin
100                     if (direction_reg)
101                         out <= {out[4:0], serial_in_reg};
102                     else
103                         out <= {serial_in_reg, out[5:1]};
104                 end
105                 3'h5: begin
106                     if (direction_reg)
107                         out <= {out[4:0], out[5]};
108                     else
109                         out <= {out[0], out[5:1]};
110                 end
111                 default : out <= 0;
112             endcase
113         end
114     end
115 end
116
117 endmodule
```

1. RTL design:

Found and fixed the following bugs:

1. opcode used in the case statement rather than opcode_reg.
2. adder case didn't use cin according to **FULL_ADDER** parameter.

2. Verification plan:

| 1 | Label | Design Requirement Description | Stimulus Generation | Functional Coverage | Functionality Check |
|---|--------------------|--|--|---------------------|---|
| 2 | RESET_TEST | When the reset is asserted, outputs should be low. | Directed at the start of the simulation, and called in other randomization steps. | - | <code>check_result()</code> verifies correct output using a golden model(). |
| 3 | RANDOMIZATION_TEST | Output of the dut design should equal to the output of the golden model with the rest of input randomized. | ALL inputs are randomized using the calls with the following constraints: <code>rst</code> is 90% low, any <code>OPCODE</code> have Invalid value to valid one is 1:3, and <code>A/B</code> have one-hot value to any other value is 2:1 when <code>red_op_A/red_op_B</code> is high and <code>OPCODE == OR/XOR</code> . And <code>A/B</code> have (MAXPOS, ZERO, MAXNG) value to any other value = 2 : 1 when <code>OPCODE</code> is MULT or ADD. <code>bypass_A/bypass_B</code> are 30% high. <code>red_op_A/red_op_B</code> are 30% low when <code>OPCODE</code> is not OR , XOR. | - | <code>check_result()</code> verifies correct output using a golden model(). |

3. package code:

```
1  package ALSU_pkg;
2
3      typedef enum bit[2:0] {
4          OR,
5          XOR,
6          ADD,
7          MULT,
8          SHIFT,
9          ROTATE,
10         INVALID_6,
11         INVALID_7
12     } opcode_e;
13
14     parameter MAXPOS = 3'b011;
15     parameter ZERO = 3'b000;
16     parameter MAXNEG = 3'b100;
17
18     class rand_stimuls;
19         rand bit [2:0] A;
20         rand bit [2:0] B;
21         rand bit      rst;
22         rand bit      red_op_A;
23         rand bit      red_op_B;
24         rand bit      bypass_A;
25         rand bit      bypass_B;
26         rand bit      cin;
27         rand bit      serial_in;
28         rand bit      direction;
29         rand opcode_e  opcode;
30
31         //no need for constructor, they will be initialized to 0
32
33         constraint c1 {
34             rst dist {0 := 9, 1 := 1};
35
36
37             opcode dist {[OR:ROTATE] := 3, [INVALID_6:INVALID_7] := 1};
38
39             bypass_A dist {1 := 3, 0 := 7};
40             bypass_B dist {1 := 3, 0 := 7};
41
```


3. package code:

```
42         if(opcode == OR || opcode == XOR) {
43             if(red_op_A) { //priority for A so red_op_B here doesn't matter
44                 A dist {
45                     [3'b000:3'b111] := 1,
46                     3'b001 := 2,
47                     3'b010 := 2,
48                     3'b100 := 2
49                 };
50                 B == 3'b000;
51             }
52
53             else if(red_op_B){
54                 A == 3'b000;
55                 B dist {
56                     [3'b000:3'b111] := 1,
57                     3'b001 := 2,
58                     3'b010 := 2,
59                     3'b100 := 2
60                 };
61             }
62         }
63
64         else {
65             red_op_A dist {0 := 7, 1 := 3};
66             red_op_B dist {0 := 7, 1 := 3};
67         }
68
69         if(opcode == ADD || opcode == MULT) {
70             A dist {[3'b001:3'b110] := 1, MAXPOS := 2, ZERO := 2, MAXNEG := 2};
71             B dist {[3'b001:3'b110] := 1, MAXPOS := 2, ZERO := 2, MAXNEG := 2};
72         }
73     }
74 endclass
75 endpackage
```

4. Testbench code:

```
1  import ALSU_pkg::*;
2
3  module ALSU_tb();
4      parameter INPUT_PRIORITY = "A";
5      parameter FULL_ADDER = "ON";
6      bit signed [2:0] A;
7      bit signed [2:0] B;
8      bit cin;
9      bit serial_in;
10     bit red_op_A;
11     bit red_op_B;
12     opcode_e opcode_e;
13     bit bypass_A;
14     bit bypass_B;
15     bit clk;
16     bit rst;
17     bit direction;
18     bit [15:0] leds;
19     bit signed [5:0] out;
20
21     reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
22     reg [2:0] opcode_reg;
23     reg signed [1:0] cin_reg;
24     reg signed [2:0] A_reg, B_reg;
25
26     bit invalid;
27
28     rand_stimulus my_inputs; //handle
29
30     bit [15:0] leds_exp;
31     bit [5:0] out_exp;
32
33     integer correct_count, error_count;
34
35     ALSU dut(.*);
36
37     initial begin
38         clk = 0;
39         forever
40             #1 clk = ~clk;
41     end
42
43
44     initial begin
45         correct_count = 0;
46         error_count = 0;
47         A = 0;
48         B = 0;
49         cin = 0;
50         serial_in = 0;
51         red_op_A = 0;
52         red_op_B = 0;
53         bypass_A = 0;
54         bypass_B = 0;
55         direction = 0;
```


4. Testbench code:

```
57 //reset test
58 rst = 1;
59 check_result();
60
61 my_inputs = new();
62 //random test
63 for(int i = 0; i<1000; i++) begin
64     assert(my_inputs.randomize());
65
66     A = my_inputs.A;
67     rst = my_inputs.rst;
68     B = my_inputs.B;
69     cin = my_inputs.cin;
70     serial_in = my_inputs.serial_in;
71     red_op_A = my_inputs.red_op_A;
72     red_op_B = my_inputs.red_op_B;
73     opcode = my_inputs.opcode;
74     bypass_A = my_inputs.bypass_A;
75     bypass_B = my_inputs.bypass_B;
76     direction = my_inputs.direction;
77
78     check_result();
79 end
80
81 $display("*** ERROR count: %0d, CORRECT count: %0d", error_count, correct_count);
82 $stop;
83 end
84
85 //golden model
86 assign invalid = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2])
87               || (opcode_reg[1] & opcode_reg[2]);
88
89 always @(posedge clk or posedge rst) begin
90     if(rst) begin
91         cin_reg <= 0;
92         red_op_B_reg <= 0;
93         red_op_A_reg <= 0;
94         bypass_B_reg <= 0;
95         bypass_A_reg <= 0;
96         direction_reg <= 0;
97         serial_in_reg <= 0;
98         opcode_reg <= 0;
99         A_reg <= 0;
100        B_reg <= 0;
101    end else begin
102        cin_reg <= cin;
103        red_op_B_reg <= red_op_B;
104        red_op_A_reg <= red_op_A;
105        bypass_B_reg <= bypass_B;
106        bypass_A_reg <= bypass_A;
107        direction_reg <= direction;
108        serial_in_reg <= serial_in;
109        opcode_reg <= opcode;
110        A_reg <= A;
111        B_reg <= B;
112    end
113 end
```

4. Testbench code:

```
115     always @(posedge clk or posedge rst) begin
116         if(rst) begin
117             leds_exp <= 0;
118         end else begin
119             if (invalid)
120                 leds_exp <= ~leds_exp;
121             else
122                 leds_exp <= 0;
123         end
124     end
125
126     always @(posedge clk or posedge rst) begin
127         if(rst)
128             out_exp <= 0;
129         else begin
130             if (bypass_A_reg && bypass_B_reg)
131                 out_exp <= A_reg;
132             else if (bypass_A_reg)
133                 out_exp <= A_reg;
134             else if (bypass_B_reg)
135                 out_exp <= B_reg;
136             else if (invalid)
137                 out_exp <= 0;
138             else begin
139                 case (opcode_reg)
140                     3'h0: begin
141                         if (red_op_A_reg && red_op_B_reg)
142                             out_exp <= |A_reg;
143                         else if (red_op_A_reg)
144                             out_exp <= |A_reg;
145                         else if (red_op_B_reg)
146                             out_exp <= |B_reg;
147                         else
148                             out_exp <= A_reg | B_reg;
149                     end
150                     3'h1: begin
151                         if (red_op_A_reg && red_op_B_reg)
152                             out_exp <= ^A_reg;
153                         else if (red_op_A_reg)
154                             out_exp <= ^A_reg;
155                         else if (red_op_B_reg)
156                             out_exp <= ^B_reg;
157                         else
158                             out_exp <= A_reg ^ B_reg;
159                     end
160                 end
161             end
162         end
163     end
```


4. Testbench code:


```
161      3'h2: out_exp <= A_reg + B_reg + cin_reg;
162      3'h3: out_exp <= A_reg * B_reg;
163      3'h4: begin
164          if (direction_reg)
165              out_exp <= {out_exp[4:0], serial_in_reg};
166          else
167              out_exp <= {serial_in_reg, out_exp[5:1]};
168      end
169      3'h5: begin
170          if (direction_reg)
171              out_exp <= {out_exp[4:0], out_exp[5]};
172          else
173              out_exp <= {out_exp[0], out_exp[5:1]};
174          end
175      endcase
176  end
177 end
178 end
179
180 task check_result();
181     @(negedge clk);
182     @(negedge clk);
183     if(out != out_exp || leds != leds_exp) begin
184         $display("*** ERROR! at time %0t, out = %0d, Expected : %0d, leds = %0d, Expected : %0d ***"
185             , $time, out, out_exp, leds, leds_exp);
186         error_count++;
187     end
188     else
189         correct_count++;
190 endtask
191 endmodule
```

5. Do file :


```
1  vlib work
2  vlog 3_pkg.sv 3_ALSU.v 3_ALSU_tb.sv +cover -covercells
3  vsim -voptargs=+acc work.ALSU_tb -cover
4  add wave *
5  coverage save 3_ALSU_tb.ucdb -onexit -du work.ALSU
6  coverage exclude -du ALSU -togglenode {cin_reg[1]}
7  coverage exclude -src 3_ALSU.v -line 111 -code b
8  coverage exclude -src 3_ALSU.v -line 111 -code s
9
10 run -all
```


6. Qesta sim wave snippets (decimal radix for A, B, OUT)

- first 80ns



- second 80ns



```

# *** ERROR count: 0, CORRECT count: 1001
# ** Note: $stop      : 3_ALSU_tb.sv(82)
#   Time: 4004 ns   Iteration: 1   Instance: /ALSU_tb
# Break in Module ALSU_tb at 3_ALSU_tb.sv line 82

```


7. Statement coverage report :

| Statement Coverage: | | | | |
|---------------------|------|------|--------|----------|
| Enabled Coverage | Bins | Hits | Misses | Coverage |
| ----- | ---- | ---- | ---- | ----- |
| Statements | 48 | 48 | 0 | 100.00% |

*****Statement Details*****

Statement Coverage for instance /\ALSU_tb dut --

| Line | Item | Count | Source |
|---------------|------|-------|--|
| ---- | ---- | ---- | ----- |
| File 3_ALSU.v | | | |
| 1 | | | module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out); |
| 2 | | | parameter INPUT_PRIORITY = "A"; |
| 3 | | | parameter FULL_ADDER = "ON"; |
| 4 | | | input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in; |
| 5 | | | input [2:0] opcode; |
| 6 | | | input signed [2:0] A, B; |
| 7 | | | output reg [15:0] leds; |
| 8 | | | output reg signed [5:0] out; |
| 9 | | | |
| 10 | | | reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg; |
| 11 | | | reg signed [1:0] cin_reg; |
| 12 | | | reg [2:0] opcode_reg; |
| 13 | | | reg signed [2:0] A_reg, B_reg; |
| 14 | | | |
| 15 | | | wire invalid_red_op, invalid_opcode, invalid; |
| 16 | | | |
| 17 | | | //Invalid handling |
| 18 | 1 | 929 | assign invalid_red_op = (red_op_A_reg red_op_B_reg) & (opcode_reg[1] opcode_reg[2]); |
| 19 | 1 | 844 | assign invalid_opcode = opcode_reg[1] & opcode_reg[2]; |
| 20 | 1 | 495 | assign invalid = invalid_red_op invalid_opcode; |
| 21 | | | |
| 22 | | | //Registering input signals |
| 23 | 1 | 1989 | always @(posedge clk or posedge rst) begin |
| 24 | | | if(rst) begin |
| 25 | 1 | 199 | cin_reg <= 0; |
| 26 | 1 | 199 | red_op_B_reg <= 0; |
| 27 | 1 | 199 | red_op_A_reg <= 0; |
| 28 | 1 | 199 | bypass_B_reg <= 0; |

7. Statement coverage report :

| | | | |
|----|---|------|--|
| 28 | 1 | 199 | bypass_B_reg <= 0; |
| 29 | 1 | 199 | bypass_A_reg <= 0; |
| 30 | 1 | 199 | direction_reg <= 0; |
| 31 | 1 | 199 | serial_in_reg <= 0; |
| 32 | 1 | 199 | opcode_reg <= 0; |
| 33 | 1 | 199 | A_reg <= 0; |
| 34 | 1 | 199 | B_reg <= 0; |
| 35 | | | end else begin |
| 36 | 1 | 1790 | cin_reg <= cin; |
| 37 | 1 | 1790 | red_op_B_reg <= red_op_B; |
| 38 | 1 | 1790 | red_op_A_reg <= red_op_A; |
| 39 | 1 | 1790 | bypass_B_reg <= bypass_B; |
| 40 | 1 | 1790 | bypass_A_reg <= bypass_A; |
| 41 | 1 | 1790 | direction_reg <= direction; |
| 42 | 1 | 1790 | serial_in_reg <= serial_in; |
| 43 | 1 | 1790 | opcode_reg <= opcode; |
| 44 | 1 | 1790 | A_reg <= A; |
| 45 | 1 | 1790 | B_reg <= B; |
| 46 | | | end |
| 47 | | | end |
| 48 | | | |
| 49 | | | //leds output blinking |
| 50 | 1 | 2095 | always @(posedge clk or posedge rst) begin |
| 51 | | | if(rst) begin |
| 52 | 1 | 305 | leds <= 0; |
| 53 | | | end else begin |
| 54 | | | if (invalid) |
| 55 | 1 | 645 | leds <= ~leds; |
| 56 | | | else |
| 57 | 1 | 1145 | leds <= 0; |
| 58 | | | end |
| 59 | | | end |

7. Statement coverage report :

```
59                                     end
60
61                                     //ALU output processing
62         1                               1816    always @(posedge clk or posedge rst) begin
63                                     if(rst) begin
64         1                               186        out <= 0;
65                                     end
66                                     else begin
67                                     if (bypass_A_reg && bypass_B_reg)
68         1                               162        out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
69                                     else if (bypass_A_reg)
70         1                               336        out <= A_reg;
71                                     else if (bypass_B_reg)
72         1                               366        out <= B_reg;
73                                     else if (invalid)
74         1                               243        out <= 0;
75                                     else begin
76                                     case (opcode_reg)
77                                     3'h0: begin
78                                     if (red_op_A_reg && red_op_B_reg)
79         1                               15        out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg;
80                                     else if (red_op_A_reg)
81         1                               26        out <= |A_reg;
82                                     else if (red_op_B_reg)
83         1                               15        out <= |B_reg;
84                                     else
85         1                               151        out <= A_reg | B_reg;
86                                     end
87                                     3'h1: begin
88                                     if (red_op_A_reg && red_op_B_reg)
89         1                               6        out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
```


7. Statement coverage report :

| Line | Condition | Count | Statement |
|------|-----------|-------|---|
| 90 | | | else if (red_op_A_reg) |
| 91 | 1 | 20 | out <= ^A_reg; |
| 92 | | | else if (red_op_B_reg) |
| 93 | 1 | 26 | out <= ^B_reg; |
| 94 | | | else |
| 95 | 1 | 65 | out <= A_reg ^ B_reg; |
| 96 | | | end |
| 97 | 1 | 49 | 3'h2: out <= (FULL_ADDER)? (A_reg + B_reg + cin_reg) : A_reg + B_reg; |
| 98 | 1 | 50 | 3'h3: out <= A_reg * B_reg; |
| 99 | | | 3'h4: begin |
| 100 | | | if (direction_reg) |
| 101 | 1 | 21 | out <= {out[4:0], serial_in_reg}; |
| 102 | | | else |
| 103 | 1 | 28 | out <= {serial_in_reg, out[5:1]}; |
| 104 | | | end |
| 105 | | | 3'h5: begin |
| 106 | | | if (direction_reg) |
| 107 | 1 | 26 | out <= {out[4:0], out[5]}; |
| 108 | | | else |
| 109 | 1 | 25 | out <= {out[0], out[5:1]}; |

8. Branch coverage report:

```
✓ Branch Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Branches              31      31      0    100.00%

=====Branch Details=====
✓ Branch Coverage for instance /\ALSU_tb#dut

  Line      Item          Count    Source
  ----      -
  File 3_ALSU.v
  -----IF Branch-----
  24          1          1989    Count coming in to IF
  24          1          199      if(rst) begin

  35          1          1790    end else begin

  Branch totals: 2 hits of 2 branches = 100.00%

  -----IF Branch-----
  51          1          2095    Count coming in to IF
  51          1          305      if(rst) begin

  53          1          1790    end else begin

  Branch totals: 2 hits of 2 branches = 100.00%

  -----IF Branch-----
  54          1          1790    Count coming in to IF
  54          1          645      if (invalid)

  56          1          1145    else

  Branch totals: 2 hits of 2 branches = 100.00%

  -----IF Branch-----
  63          1          1816    Count coming in to IF
  63          1          186      if(rst) begin

  66          1          1630    else begin

  Branch totals: 2 hits of 2 branches = 100.00%

  -----IF Branch-----
  67          1          1630    Count coming in to IF
  67          1          162      if (bypass_A_reg && bypass_B_reg)

  69          1          336      else if (bypass_A_reg)

  71          1          366      else if (bypass_B_reg)

  73          1          243      else if (invalid)

  75          1          523      else begin

  Branch totals: 5 hits of 5 branches = 100.00%
```


8. Branch coverage report:

```
-----CASE Branch-----
76          523  Count coming in to CASE
77          207  3'h0: begin

87          117  3'h1: begin

97          49   3'h2: out <= (FULL_ADDER)? (A_reg + B_reg + cin_reg) : A_reg + B_reg;

98          50   3'h3: out <= A_reg * B_reg;

99          49   3'h4: begin

105         51   3'h5: begin

Branch totals: 6 hits of 6 branches = 100.00%

-----IF Branch-----
78          207  Count coming in to IF
78          15   if (red_op_A_reg && red_op_B_reg)

80          26   else if (red_op_A_reg)

82          15   else if (red_op_B_reg)

84          151  else

Branch totals: 4 hits of 4 branches = 100.00%

-----IF Branch-----
88          117  Count coming in to IF
88          6    if (red_op_A_reg && red_op_B_reg)

90          20   else if (red_op_A_reg)

92          26   else if (red_op_B_reg)

94          65   else

Branch totals: 4 hits of 4 branches = 100.00%

-----IF Branch-----
100         49   Count coming in to IF
100         21   if (direction_reg)

102         28   else

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----
106         51   Count coming in to IF
106         26   if (direction_reg)

108         25   else

Branch totals: 2 hits of 2 branches = 100.00%
```

9. Toggle coverage report:

```
Toggle Coverage:
Enabled Coverage      Bins      Hits      Misses  Coverage
-----
Toggles              118       118         0    100.00%

=====Toggle Details=====

Toggle Coverage for instance /\ALSU_tb#dut  --

Node      1H->0L      0L->1H      "Coverage"
-----
A[0-2]      1          1          100.00
A_reg[2-0]  1          1          100.00
B[0-2]      1          1          100.00
B_reg[2-0]  1          1          100.00
bypass_A    1          1          100.00
bypass_A_reg 1          1          100.00
bypass_B    1          1          100.00
bypass_B_reg 1          1          100.00
cin         1          1          100.00
cin_reg[0]  1          1          100.00
clk         1          1          100.00
direction   1          1          100.00
direction_reg 1          1          100.00
invalid     1          1          100.00
invalid_opcode 1          1          100.00
invalid_red_op 1          1          100.00
leds[15-0]  1          1          100.00
opcode[0-2] 1          1          100.00
opcode_reg[2-0] 1          1          100.00
out[5-0]    1          1          100.00
red_op_A    1          1          100.00
red_op_A_reg 1          1          100.00
red_op_B    1          1          100.00
red_op_B_reg 1          1          100.00
rst         1          1          100.00
serial_in   1          1          100.00
serial_in_reg 1          1          100.00

Total Node Count      =      59
Toggled Node Count    =      59
Untoggled Node Count  =       0

Toggle Coverage       =    100.00% (118 of 118 bins)
```

Total Coverage By Instance (filtered view): 100.00%