يوسف أحمد محمد ابراهيم

Assignment 1

Question 1:

1. Design:

```
module adder (
         input clk,
         input reset,
         input signed [3:0] A, // Input data A in 2's complement
         input signed [3:0] B, // Input data B in 2's complement
         output reg signed [4:0] C // Adder output in 2's complement
             );
        // Register output C
        always @(posedge clk or posedge reset) begin
           if (reset)
11
             C <= 5'b0;
12
           else
             C \leftarrow A + B;
        end
     endmodule
```

2. verification plan:

A	В	С	D	E
Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
RESET_1	When the reset is asserted, output C should be low regardless value of A, B.	Directed at the start and the end of the simulation	*:	assert_reset() task checks that output is 0 during reset.
ADDER_1	The sum of two maximum positive values sould be correct ($A = 7$, $B = 7$, $C = 14$).	Directed test		check_result(14) verifies correct addition.
ADDER_2	The sum maximum positive value and maximum negative value should be correct (A = 7, B = -8, C = -1).	Directed test	•	<pre>check_result(-1) verifies correct addition.</pre>
ADDER_3	The sum maximum negative value and maximum positive value should be correct (A = -8, B = 7, C = -1).	Directed test	•	check_result(-1) verifies correct addition.
ADDER_4	The sum of 2 maximum negative values should be correct $(A = -8, B = -8, C = -16)$.	Directed test	•	check_result(-16) verifies correct addition.
ADDER_5	The sum of 0 and maximum positive value should be correct ($A = 0$, $B = 7$, $C = 7$).	Directed test	•	check_result(7) verifies correct addition.
ADDER_6	The sum of maximum positive value and 0 should be correct ($A = 7$, $B = 0$, $C = 7$).	Directed test		check_result(7) verifies correct addition.
ADDER_7	The sum of 2 zeroes should be correct (A = 0, B = 0, C = 0).	Directed test	-	check_result(0) verifies correct addition.
ADDER_8	The sum of 0 and maximum negative value should be correct ($A = 0$, $B = -8$, $C = -8$).	Directed test		check_result(-8) verifies correct addition.
DDER_9	The sum of maximum negative value and 0 should be correct (A = -8, B = 0, C = -8).	Directed test		check_result(-8) verifies correct addition.

```
1 v module adder_tb();
         bit signed [3:0]
                            Α;
         bit signed [3:0]
                            В;
         bit signed [4:0]
                            С;
         logic
                     clk;
         logic
                     rst;
         integer error count, correct count;
         localparam MAXPOS = 4'b0111;
10
         localparam MAXNEG = 4'b1000;
11
12
         adder dut(clk, rst, A, B, C);
13
14
         initial begin
15 🗸
             clk = 0;
16
17 ∨
             forever
                 #1 clk = ~clk;
18
19
         end
20
         initial begin
21 🗸
             // reset test
22
23
             rst = 1;
24
             A = 0;
25
             B = 0;
             error count = 0;
26
27
             correct count = 0;
             assert reset();
28
29
             //TEST1
             A = MAXPOS;
31
             B = MAXPOS;
32
             check result(14);
33
```

```
//TEST2
35
              A = MAXPOS;
37
              B = MAXNEG;
              check result(-1);
              //TEST3
41
              A = MAXNEG;
42
              B = MAXPOS;
              check result(-1);
43
44
              //TEST4
45
              A = MAXNEG;
47
              B = MAXNEG;
              check_result(-16);
              //TEST5
50
              A = 0;
51
52
              B = MAXPOS;
              check_result(7);
54
55
              //TEST6
              A = MAXPOS;
56
57
              B = 0;
              check result(7);
              //TEST7
61
              A = 0;
62
              B = 0;
              check_result(0);
63
64
              //TEST8
65
              A = 0;
67
              B = MAXNEG;
              check_result(-8);
```

```
//TEST9
        A = MAXNEG;
        B = 0;
        check_result(-8);
        assert_reset();
        $display("*** errors: %d, success: %d ***", error_count, correct_count);
        $stop;
    end
    task assert reset();
        rst = 1;
        check_result(0);
        rst = 0;
    endtask
    task check_result(logic signed [4:0] C_exp);
        @(negedge clk);
        if(C != C exp) begin
            $display ("*** ERROR, A = %d, B = %d, C = %d", A, B, C, );
            error_count = error_count + 1;
        end
            correct_count = correct_count + 1;
    endtask
endmodule
```


4. Do file:

```
vlib work
vlog adder.v 1_adder_tb.sv +cover -covercells
vsim -voptargs=+acc work.adder_tb -cover
add wave *
coverage save adder_tb.ucdb -onexit -du work.adder
run -all
```

4. Do file:

```
vlib work
vlog adder.v 1_adder_tb.sv +cover -covercells
vsim -voptargs=+acc work.adder_tb -cover
add wave *
coverage save adder_tb.ucdb -onexit -du work.adder
run -all
```

5. Qesta sim wave snippets (decimal radix):



```
# *** errors: 0, success: 11 ***
# ** Note: $stop : 1_adder_tb.sv(78)
# Time: 22 ns Iteration: 1 Instance: /adder_tb
# Break in Module adder_tb at 1_adder_tb.sv line 78
```

6. Statement coverage report:

```
Statement Coverage:
   Enabled Coverage
                                             Misses Coverage
   Statements
                                                 0 100.00%
Statement Coverage for instance /\adder_tb#dut --
   Line
              Item
                                     Count
                                             Source
 File adder.v
                                             module adder (
                                                 input clk,
                                                 input reset,
                                                 input signed [3:0] A, // Input data A in 2's complement
                                                 input signed [3:0] B, // Input data B in 2's complement
                                                 output reg signed [4:0] C // Adder output in 2's complement
   8
   9
                                                // Register output C
   10
                                       13
                                                always @(posedge clk or posedge reset) begin
                                                   if (reset)
   11
                 1
                                                   C <= 5'b0;
   12
   13
                                                   else
                                                   C <= A + B;
   14
Toggle Coverage:
                             Bins
                                      Hits
   Enabled Coverage
                                            Misses Coverage
   Toggles
                               30
                                       30
                                                 0 100.00%
```

7. Branch coverage report:

```
Branch Coverage:
    Enabled Coverage
                          Bins
                                Hits
                                    Misses Coverage
      Branches
                            2
                                 2
                                       0
                                            100.00%
   -----Branch Details-----
14 V Branch Coverage for instance /\adder_tb#dut
      Line
              Item
                                Count
                                      Source
     ----
    File adder.v
  √ -----IF Branch------
    11
                                 13
                                      Count coming in to IF
        1
     11
                                          if (reset)
                                  9
    13
                                          else
   Branch totals: 2 hits of 2 branches = 100.00%
```

7. Toggle coverage report:

```
∨ Toggle Coverage:

    Enabled Coverage
                                   Hits
                                         Misses Coverage
                           Bins
                                             0
    Toggles
                             30
                                    30
                                               100.00%

∨ Toggle Coverage for instance /\adder_tb#dut --

                                    Node 1H->OL OL->1H "Coverage"
                                            1 1
1 1
1 1
                                   A[0-3]
                                                               100.00
                                   B[0-3]
                                                               100.00
                                   C[4-0]
                                                               100.00
                                               1
                                     c1k
                                                        1
                                                               100.00
                                           1
                                                        1
                                                               100.00
                                    reset
 Total Node Count
 Toggled Node Count
 Untoggled Node Count =
                          0
 Toggle Coverage
                      100.00% (30 of 30 bins)
 Total Coverage By Instance (filtered view): 100.00%
```

Question 2:

1. RTL code (after correction):

```
module priority_enc (
    input
                      clk.
    input
                      rst,
    input [3:0] D,
    output reg [1:0] Y,
6 output reg
                      valid
    );
9 ∨ always @(posedge clk) begin
10 ∨ if (rst) begin
               <= 2'b0:
11
        valid <= 0;
12
13
      end
14 ∨ else begin
        casex (D)
15 🗸
            4'b1000: Y <= 0;
16
           4'bX100: Y <= 1;
17
           4'bXX10: Y <= 2;
18
            4'bXXX1: Y <= 3;
19
            4'b0000: Y <= 2'bxx;
20
        endcase
21
        valid <= (~|D)? 1'b0: 1'b1;
22
      end
23
    end
24
     endmodule
25
```

• Errors fixed:

- a. Missing reg datatype for the ouputs and using them in always block. Cased a combilation error.
- b. Uninitialized **valid** at reset assertion. Caused the **valid** signal to remain at 1'bx.

2. Verification plan:


1	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	RESET	When the reset is asserted, outputs Y and valid should be low regardless value of D .	assert_reset() task that asserts rst to1, wait then deassert rst to 0 at the begining and end of the simulation.		assert_reset() task checks that output is 0 during reset.
3	TEST_1	output is correct at any value of D.	Exaustive test to check all possible input combinations.	-	<pre>check_result() verifies correct output.</pre>

```
module priority_enc_tb();
   logic [3:0] D;
logic cl
                clk;
   logic
   logic [1:0] Y;
   logic
                valid;
   logic [1:0] Y exp;
   integer error_count, correct_count;
   priority_enc dut(clk, rst, D, Y, valid);
   initial begin
       clk = 0;
            #1 clk = -clk;
    integer i;
   initial begin
       D = 0;
       error_count = 0;
       correct_count = 0;
       assert_reset();
        check_result(2'bxx, 0);
        for(i = 1; i < 16; i = i + 1) begin
           D = i;
           casex (D)
               4'b1000: Y_exp = 0;
               4'bX100: Y_exp = 1;
               4'bXX10: Y_exp = 2;
               4'bXXX1: Y exp = 3;
            endcase
            check_result(Y_exp, 1);
        check_result(2'bxx, 0);
        assert_reset();
       $display("*** errors: %0d, success: %0d ***", error_count, correct_count);
       $stop;
   end
   task assert_reset();
       rst = 1;
        check_result(0, 0);
        rst = 0;
   endtask
   task check_result(logic [1:0]Y_exp, logic valid_exp);
       @(negedge clk);
if(Y != Y_exp || valid != valid_exp) begin
           error_count = error_count +1;
            $display ("*** ERROR! D = %8d, rst = %8d, Y = %8d, valid = %8d ***", D, rst, Y, valid);
        else
            correct_count = correct_count +1;
   endtask
endmodule
```

4. Do file:

```
vlib work
vlog 2_priority_enc.v 2_priority_enc_tb.sv +cover -covercells
vsim -voptargs=+acc work.priority_enc_tb -cover
add wave *
coverage save priority_enc_tb.ucdb -onexit -du work.priority_enc
run -all
```

5. Questasim snippets (decimal radix):



```
# *** errors: 0, success: 19 ***
# ** Note: $stop : 2_priority_enc_tb.sv(45)
# Time: 38 ns Iteration: 1 Instance: /priority_enc_tb
# Break in Module priority_enc_tb at 2_priority_enc_tb.sv line 45
```


6. Statement coverage report :

35	Statement Co	verage:					
36		Coverage	Bins	Hits	Misses	Coverage	
37							
38	Statemen	ts	8	8	0	100.00%	
39							
40	=======	=========	====Statement	Details=	======	========	======
41							
42	Statement Co	verage for insta	nce /\priority	_enc_tb#	dut		
43		Ŧ.			_		
44	Line	Item		Count	Source		
45	F41- 2						
46		ority_enc.v		4.0			
47	9	1		19			
48	11	1		2			
49	12	1		2			
50	16	1		1			
51	17	1		2			
52	18	1		4			
53	19	1		8			
54	21	1		17			

7. Branch coverage report :

6		onite. Work.priiori =========	-			=======================================
	Branch Cove	rage:				
8		Coverage	Bins			Coverage
10	Branche	 S	7	7	0	100.00%
11						
12	=======	=========	====Branch Det	ails====		==========
13	Promote Court		. //			
14 15	branch Cove	rage for instance	· /\priority_en	c_tb#aut		
16	Line	Item		Count	Source	
17						
18	File 2_pr	iority_enc.v				
19			IF Bra	nch		
20	10			19	Count	coming in to IF
21	10	1		2		
22	14	1		17		
23	Branch tota	ls: 2 hits of 2 b	oranches = 100.	00%		
24						
25			CASE B			
26	15			17	Count	coming in to CASE
27	16	1		1		
28	17	1		2		
29	18	1		4		
30	19	1		8		
31				2	All Fa	lse Count
32	Branch tota	ls: 5 hits of 5 b	oranches = 100.	00%		

8. Toggle coverage report:



Question 3:

1. RTL code:

```
module ALU 4 bit (
         input clk,
         input reset,
         input [1:0] Opcode, // The opcode
         input signed [3:0] A, // Input data A in 2's complement
         input signed [3:0] B, // Input data B in 2's complement
         output reg signed [4:0] C // ALU output in 2's complement
         );
11
        reg signed [4:0] Alu out; // ALU output in 2's complement
13
        localparam
                           Add
                                           = 2'b00; // A + B
        localparam
                           Sub
                                           = 2'b01; // A - B
15
        localparam
                           Not A
                                           = 2'b10; // ~A
        localparam
                           ReductionOR B = 2'b11; // B
17
        // Do the operation
20
        always @* begin
           case (Opcode)
21
              Add:
                              Alu out = A + B;
22
                              Alu out = A - B;
              Sub:
23
                              Alu out = ~A;
              Not A:
24
              ReductionOR B: Alu out = |B;
25
             default: Alu out = 5'b0;
           endcase
        end // always @ *
28
29
        // Register output C
        always @(posedge clk or posedge reset) begin
           if (reset)
             C <= 5'b0;
           else
             C<= Alu out;</pre>
36
        end
     endmodule
```

2. Verification plan:

1	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	RESET_TEST	When the reset is asserted, outputs C should be low.	assert_reset() task that asserts rst to1, wait then deassert rst to 0 at the begining and end of the simulation.		<pre>check_result() task checks that output is 0 during reset.</pre>
3	ADD_TEST	Output C should be equal to the sum of inputs A and B at the extreme boundary values of the 4-bit signed range.	Directed test, drive all combinations of inputs at extreme values (MAXPOS, MAXNEG) and 0;		<pre>check_result() verifies correct output.</pre>
4	SUB_TEST	Output ${\bf C}$ should be equal to the substraction of inputs ${\bf A}$ and ${\bf B}$ at the extreme boundary values values of the 4-bit signed range.	Directed test, drive all combinations of inputs at extreme values (MAXPOS, MAXNEG) and 0;		check_result() verifies correct output.
5	INVERT_TEST	Output C should be equal to the bitwise inversion of the input A at extreme boundary values and one-hot combinations.	Directed test, drive the input A at extreme values (4'b1111, 4'b0000) and all one-hot values.		check_result() verifies correct output.
6	RED_OR_TEST	Output C should be equal to the reduction or of the input B at extreme boundary values and one-hot combinations.	Directed test, drive the input B at extreme values (4'b1111, 4'b0000) and all one-hot values.		check_result() verifies correct output.

```
module ALU tb();
         logic
                              clk;
         logic
                              reset;
         logic
                      [1:0] Opcode;
         logic signed [3:0] A;
         logic signed [3:0] B;
         logic signed [4:0] C;
         integer correct count, error count;
10
         localparam MAXPOS = 4'b0111;
11
         localparam MAXNEG = 4'b1000;
12
13
         ALU 4 bit dut(clk, reset, Opcode, A, B, C);
14
15
         initial begin
             clk = 0;
17
             forever
18
                 #1 clk = \sim clk;
19
20
         end
21
         integer i;
22
         initial begin
23
             correct count = 0;
24
25
             error count = 0;
             Opcode = 0;
26
27
             Α
                     = 0;
28
             В
                 = 0;
29
             //reset test
             assert reset();
31
```

```
//addition test
Opcode = 0;
A = MAXPOS;
B = MAXPOS;
check_result(14);
A = MAXPOS;
B = MAXNEG;
check result(-1);
A = MAXPOS;
B = 0;
check result(7);
A = MAXNEG;
B = MAXPOS;
check_result(-1);
A = MAXNEG;
B = MAXNEG;
check result(-16);
A = MAXNEG;
B = 0:
check result(-8);
A = 0;
B = MAXPOS;
check_result(7);
A = 0;
B = MAXNEG;
check_result(-8);
A = 0;
B = 0:
check_result(0);
```

```
//substraction test
0pcode = 1;
A = MAXPOS;
B = MAXPOS;
check result(0);
A = MAXPOS;
B = MAXNEG;
check result(15);
A = MAXPOS;
B = 0:
check result(7);
A = MAXNEG;
B = MAXPOS;
check result(-15);
A = MAXNEG;
B = MAXNEG;
check_result(0);
A = MAXNEG;
B = 0;
check_result(-8);
A = 0;
B = MAXPOS;
check_result(-7);
A = 0:
B = MAXNEG:
check_result(8);
A = 0;
B = 0;
check_result(0);
```

```
//bitwise invertion test
Opcode = 2;
A = 4'b1111;
check result(0);
A = 4'b0000;
check_result(-1);
for(i = 0; i < 4; i = i + 1) begin
  A = 0;
   A[i] = 1;
   check_result(~A);
end
//red_OR test
Opcode = 3;
B = 4'b1111;
check_result(1);
B = 4'b0000;
check_result(0);
for(i = 0; i < 4; i = i + 1) begin
   B = 0;
   B[i] = 1;
    check_result(|B);
assert_reset();
//set opcodee back to 0
Opcode = 0;
A = $random;
B = $random;
check_result($signed(A + B));
$display("*** errors: %0d, success: %0d ***", error_count, correct_count);
$stop:
```


```
task assert_reset();
    reset = 1;
    check_result(0);
    reset = 0;
endtask

task check_result(logic signed [4:0] C_exp);
    @(negedge clk);
    if(C != C_exp) begin
        $\frac{1}{2}\text{display} ("*** ERROR, A = %d, B = %d, C = %d, OPCODE = %d ***", A, B, C, Opcode);
        error_count = error_count + 1;
    end
    else
        correct_count = correct_count + 1;
endtask
endmodule
```

4. Do file:

```
vlib work
vlog 3_ALU.v 3_ALU_tb.sv +cover -covercells
vsim -voptargs=+acc work.ALU_tb -cover
add wave *
coverage save 3_ALU_tb.ucdb -onexit -du work.ALU_4_bit
coverage exclude -src 3_ALU.v -scope /ALU_tb/dut -line 26 -code b
coverage exclude -src 3_ALU.v -scope /ALU_tb/dut -line 26 -code s
run -all
```

5. Questasim snippets (decimal radix):



```
# *** errors: 0, success: 33 ***
# ** Note: $stop : 3_ALU_tb.sv(154)
# Time: 66 ns Iteration: 1 Instance: /ALU_tb
# Break in Module ALU_tb at 3_ALU_tb.sv line 154
```

I have Excluded the defalt case from branch and statement coverage as it will never be reached becaue all possible cases are writen.

6. Statement coverage report :

```
Statement Coverage:
   Enabled Coverage
                                                 Misses Coverage
                                                     0 100.00%
   Statements
                             =Statement Details======
Statement Coverage for instance /\ALU_tb#dut --
   Line
               Item
                                        Count
                                                  Source
 File 3_ALU.v
                                                  module ALU_4_bit (
                                                      input clk,
                                                      input [1:0] Opcode, // The opcode
                                                      input signed [3:0] A, // Input data A in 2's complement
                                                      input signed [3:0] B, // Input data B in 2's complement
                                                      output reg signed [4:0] C // ALU output in 2's complement
   10
                                                     reg signed [4:0]
                                                                            Alu_out; // ALU output in 2's complement
                                                                                       = 2'b00; // A + B
   14
                                                     localparam
                                                                        Add
                                                                                      = 2'b01; // A - B
                                                                                        = 2'b10; // ~A
   16
                                                     localparam
                                                                        Not A
                                                                        ReductionOR_B = 2'b11; // |8
   17
                                                     localparam
```

19			// Do the operation	n
20	1	32	always @* begin	
21			case (Opcode)	
22	1	11	Add:	Alu_out = A + B;
23	1	9	Sub:	Alu_out = A - B;
24	1	6	Not_A:	Alu_out = ~A;
25	1	6	ReductionOR_B:	Alu_out = B;
26			default: Alu	_out = 5'b0;
27			endcase	
28			end // always @ *	
29				
30			// Register output	c
31	1	33	always @(posedge c	lk or posedge reset) begin
32			if (reset)	
33	1	4	C <= 5'b0;	
34			else	
35	1	29	C<= Alu_out;	

7. Branch coverage report :

E	Branch Cover	age:						
	Enabled (Coverage	Bins	Hits	Misses	Coverage		
	Branches		6	6	0	100.00%		
=			====Branch Deta	ails====	======	========	===	
E	Branch Coverage for instance /\ALU_tb#dut							
	Line	Item		Count	Source			
	File 3_ALU							
-			CASE B					
	21				Count	coming in to CAS		
	22	1		11		Add:	$Alu_out = A + B;$	
	23	1		9		Sub:	Alu_out = A - B;	
	24	1		6		Not_A:	Alu_out = ~A;	
	25	1		6		ReductionOR_B:	Alu_out = B;	
E		s: 4 hits of 4 b						
	32		Bra	ncn 33		coming in to IF		
	32	1		4		if (reset)		
	32	1		4		II (reset)		
	34	1		29		else		
E	Branch totals	s: 2 hits of 2 b	ranches = 100.	00%				

8. Toggle coverage report:

```
Toggle Coverage:
                                              Misses Coverage
   Enabled Coverage
                              Bins
                                      Hits
   Toggles
                               44
                                        44
                                                  0
                                                     100.00%
-----Toggle Details------
Toggle Coverage for instance /\ALU_tb#dut --
                                        Node 1H->0L 0L->1H "Coverage"
                                 A[0-3] 1
Alu_out[4-0] 1
B[0-3] 1
C[4-0] 1
Opcode[0-1] 1
                                                               1
                                                                       100.00
                                                                       100.00
                                                                       100.00
                                                                       100.00
                                                                       100.00
                                                    1
                                                                       100.00
                                         c1k
                                                               1
                                                                       100.00
                                       reset
Total Node Count
                           22
                           22
Toggled Node Count
Untoggled Node Count =
Toggle Coverage
                       100.00% (44 of 44 bins)
```

Question 4:

1. RTL code:

```
module DSP(A, B, C, D, clk, rst_n, P);
     parameter OPERATION = "ADD";
     input [17:0] A, B, D;
     input [47:0] C;
     input clk, rst_n;
     output reg [47:0] P;
     reg [17:0] A_reg_stg1, A_reg_stg2, B_reg, D_reg;
     reg [18:0] adder_out_stg1;
     reg [47:0] C_reg, mult_out;
12 ∨ always @(posedge clk or negedge rst_n) begin
         if (!rst_n) begin
              // reset
               A_reg_stg1 <= 0;
               A_reg_stg2 <= 0;
               B_reg \leftarrow 0;
               D_reg <= 0;
               C_reg <= 0;
               adder_out_stg1 <= 0;</pre>
               mult_out <= 0;</pre>
               P <= 0;
         else begin
              A_reg_stg1 <= A;
              A_reg_stg2 <= A_reg_stg1;</pre>
              B_reg \leftarrow B;
              C_reg <= C;</pre>
              D_reg <= D;
              if (OPERATION == "ADD") begin
                  adder_out_stg1 <= D_reg + B_reg;</pre>
                  P <= mult_out + C_reg;
              else if (OPERATION == "SUBTRACT") begin
                  adder_out_stg1 <= D_reg - B_reg;</pre>
                  P <= mult_out - C_reg;</pre>
              mult_out <= A_reg_stg2 * adder_out_stg1;</pre>
          end
     end
     endmodule
```

· Errors fixed:

- a. adder_out2 register has no benefit, the correct design should have one pipeline stage between adder and mult,
- b. **C_reg** wasnt't initialized when reset is on.
- c. **adder_out1** signal is 18 bit size. It should be 19 bit width to avoid overflow case.

2. Verification plan:

1	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	RESET_TEST	When the reset is asserted, outputs ${\bf C}$ should be low.	assert_reset() task that asserts rst to1, wait then deassert rst to 0 at the begining and end of the simulation.		check_result() task checks that output is 0 during reset.
3	ADD_TEST	Output P should be equal to (((B+D)*A)+C).	randomized values for A, B, C, D every 4 cycle.	4	check_result() checks the value of the output every 4cycle using a golden model.


```
module DSP_tb();
          logic [17:0] A, B, D;
         logic [47:0] C;
         logic
                       clk;
         logic
                       rst_n;
         logic [47:0] P;
         logic [47:0] P exp;
         integer correct_count, error_count;
11
12
         DSP dut(A, B, C, D, clk, rst_n, P);
13
14
          initial begin
15
              clk = 0;
              forever
17
                  #1 clk = \simclk;
18
         end
19
20
          initial begin
21
              A = 0;
22
              B = 0;
23
              D = 0;
24
              C = 0;
                               = 0;
              correct count
26
              error_count
                               = 0;
27
28
              //Reset check
29
              rst_n = 0;
              check_result();
31
              rst_n = 1;
32
              //ADD test
              repeat(20) begin
35
                  A = \$random;
                  B = $random;
37
                  D = $random;
                  C = {$random, $random};
                  check_result();
              end
```

```
//Reset check
             rst_n = 0;
             check_result();
             rst_n = 1;
46
            $display("*** errors: %0d, success: %0d ***", error_count, correct_count);
         task check result();
           repeat(4) @(negedge clk);
            if(!rst n)
                 P_exp = 0;
                P_{exp} = (((B+D)*A)+C);
            if(P != P_exp) begin
               $display("*** ERROR! B = %d D = %d A = %d C = %d P = %d, Expected: %d ***", B, D, A, C, P, P_exp);
                error count = error count + 1;
             end
            else
                 correct count = correct count # 1;
         endtask
65 endmodule
```

4. Do file:

```
vlib work
     vlog 4 DSP.v 4 DSP tb.sv +cover -covercells
     vsim -voptargs=+acc work.DSP tb -cover
     add wave *
     coverage save 4 DSP tb.ucdb -onexit -du work.DSP
     coverage exclude -du DSP -togglenode C
     coverage exclude -du DSP -togglenode {mult out[37]}
     coverage exclude -du DSP -togglenode {mult out[38]}
     coverage exclude -du DSP -togglenode {mult_out[39]}
10
     coverage exclude -du DSP -togglenode {mult out[40]}
     coverage exclude -du DSP -togglenode {mult out[41]}
11
12
     coverage exclude -du DSP -togglenode {mult out[42]}
13
     coverage exclude -du DSP -togglenode {mult_out[43]}
     coverage exclude -du DSP -togglenode {mult out[44]}
14
15
     coverage exclude -du DSP -togglenode {mult_out[45]}
16
     coverage exclude -du DSP -togglenode {mult out[46]}
     coverage exclude -du DSP -togglenode {mult out[47]}
17
18
     run -all
```

5. Questasim snippets (hex radix):



```
# Using alternate file: ./wlfti58bde
# *** errors: 0, success: 22 ***
# ** Note: $stop : 4_DSP_tb.sv(48)
# Time: 176 ns Iteration: 1 Instance: /DSP_tb
# Break in Module DSP_tb at 4_DSP_tb.sv line 48
```

I excluded mult_out[36:47] from the coverage report becaue they area always equal 0;

6. Statement coverage report:

```
28 V Statement Coverage:
       Enabled Coverage
                                  Bins
                                          Hits
                                                 Misses Coverage
                                            17
       Statements
                                                  0 100.00%
    35 ∨ Statement Coverage for instance /\DSP_tb#dut --
       Line
                   Item
                                         Count
                                                  Source
  File 4_DSP.v
                                                  module DSP(A, B, C, D, clk, rst_n, P);
       1
                                                  parameter OPERATION = "ADD";
        3
                                                  input [17:0] A, B, D;
                                                  input [47:0] C;
                                                  input clk, rst_n;
                                                  output reg [47:0] P;
        6
        8
                                                  reg [17:0] A_reg_stg1, A_reg_stg2, B_reg, D_reg;
        9
                                                  reg [18:0] adder_out_stg1;
        10
                                                  reg [47:0] C_reg, mult_out;
        12
                                            84
                                                  always @(posedge clk or negedge rst_n) begin
                                                     if (!rst_n) begin
        13
        14
                                                        // reset
        15
                                                         A_reg_stg1 <= 0;
                                                         A_reg_stg2 <= 0;
        16
        17
                                                         B_reg <= 0;
        18
                                                         D_reg <= 0;
        19
                                                         C_reg <= 0;</pre>
```

77 78	20	1	4	adder_out_stg1 <= 0;
79				
80	21	1	4	<pre>mult_out <= 0;</pre>
81				
82	22	1	4	P <= 0;
83				
84	23		er	nd
85				
86	24		el	lse begin
87 88	25	1	80	A (- A.
89	25	1	00	A_reg_stg1 <= A;
90	26	1	80	A_reg_stg2 <= A_reg_stg1;
91		-		7-28-28- (1-28-28-)
92	27	1	80	B_reg <= B;
93				
94	28	1	80	C_reg <= C;
95				
96	29	1	80	D_reg <= D;
97				
98	30			if (OPERATION == "ADD") begin
99				
100 101	31	1	80	adder_out_stg1 <= D_reg + B_reg;
102	32	1	80	P <= mult_out + C_reg;
103	32	1	00	r <= mult_out + t_reg;
104	33			end
105	33			end .
106	34			else if (OPERATION == "SUBTRACT") begin
107				
108	35			<pre>adder_out_stg1 <= D_reg - B_reg;</pre>
109				
110	36			<pre>P <= mult_out - C_reg;</pre>
111				
112	37			end
113	70			
114 115	38	1	80	<pre>mult_out <= A_reg_stg2 * adder_out_stg1;</pre>
115	Way and a second as			

7. Branch coverage report :

7	Branch Cover	rage:				
8	Enabled	Coverage	Bins	Hits	Misses	Coverage
9						
10	Branches	5	2	2	0	100.00%
11						
12			====Branch De	tails====		
13						
14	Branch Cover	rage for instance	/\DSP_tb#dut			
15						
16	Line	Item		Count	Source	
17						
18	File 4_DS	P.v				
19			IF Br	anch		
20	13			84	Count	coming in to IF
21	13	1		4	if	(!rst_n) begin
22						
23	24	1		80	els	e begin
24						
25	Branch total	ls: 2 hits of 2 b	ranches = 100	.00%		

8. Toggle coverage report:

```
∨ Toggle Coverage:

                                          Hits
     Enabled Coverage
                                 Bins
                                                  Misses Coverage
                                  560
                                                          100.00%
     Toggles
                                           560
                                                      0
  -----Toggle Details------
 Toggle Coverage for instance /\DSP_tb#dut --
                                                     1H->0L
                                                                 0L->1H "Coverage"
                                                         1
                                          A[0-17]
                                                                     1
                                                                            100.00
                                 A_reg_stg1[17-0]
                                                          1
                                                                     1
                                                                            100.00
                                 A_reg_stg2[17-0]
                                                          1
                                                                     1
                                                                            100.00
                                                          1
                                                                     1
                                                                            100.00
                                          B[0-17]
                                                          1
                                                                     1
                                                                            100.00
                                      B_reg[17-0]
                                      C_reg[47-0]
                                          D[0-17]
                                                          1
                                                                     1
                                                                            100.00
                                                          1
                                                                            100.00
                                      D_reg[17-0]
                                                                     1
                                          P[47-0]
                                                                     1
                                                                            100.00
                              adder_out_stg1[18-0]
                                                          1
                                                                     1
                                                                            100.00
                                                          1
                                                                            100.00
                                                                     1
                                             c1k
                                                          1
                                   mult_out[36-0]
                                                                     1
                                                                            100.00
                                                                            100.00
                                           rst_n
                             280
  Total Node Count
  Toggled Node Count
                              280
  Untoggled Node Count =
                               0
                           100.00% (560 of 560 bins)
  Toggle Coverage
  Total Coverage By Instance (filtered view): 100.00%
```