

**يوسف أحمد محمد ابراهيم**

## **Assignment 3**

# Question 1:

## 1. RTL design:

```
1  import ALU_pkg::*;
2
3  module ALU(operand1, operand2, clk, rst, opcode, out);
4  input byte operand1, operand2;
5  input clk, rst;
6  input opcode_e opcode;
7  output byte out;
8
9  always @(posedge clk) begin
10     if (rst)
11         out <= 0;
12     else
13         case (opcode)
14             ADD: out <= operand1 + operand2;
15             SUB: out <= operand1 - operand2;
16             MULT: out <= operand1 * operand2;
17             DIV: out <= operand1 / operand2;
18             default: out <= 0;
19         endcase
20     end
21 endmodule
```

*The design is working properly.*



## 2. Verification plan:

1	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	RESET test When the reset is asserted, outputs should be low.	Directed at the start and the end of the simulation, and called in randomization step.	-	assert_reset() asserts reset, wait and check, deactivate reset.
3	RANDOMIZE test Output of the dut design is equal to the output of the golden model	Randomized test using transaction class with a constraint to make operand1 and operand2 equal [MAXPOS< MAXNEG< ZERO] most of the time, and reset to be inactive most of the time.	coverage group with coverpoints for operand1 and opcode.	check_result() verifies correct output using golden model.

## 3. package code:

```

1  package ALU_pkg;
2      typedef enum {ADD, SUB, MULT, DIV} opcode_e;
3      parameter byte MAX_POS = 127;
4      parameter byte MAX_NEG = -128;
5      parameter byte ZERO = 0;
6
7      class transaction;
8          rand opcode_e opcode;
9          rand byte operand1;
10         rand byte operand2;
11         rand bit rst;
12         bit clk;
13
14         constraint operands {
15             operand1 dist {MAX_POS := 3, MAX_NEG := 3, ZERO := 3, [-128:127] :/3 };
16         }
17         covergroup COVCODE @(posedge clk);
18             cp1: coverpoint operand1 {
19                 bins max_neg = {-128};
20                 bins max_pos = {127};
21                 bins zero = {0};
22                 bins misc = default;
23             }
24             cp2: coverpoint opcode {
25                 bins add_sub = {ADD, SUB};
26                 bins add_sub2 = (ADD => SUB);
27                 illegal_bins no_div = {DIV};
28             }
29             cp3: cross cp1, cp2 {
30                 option.weight = 5;
31                 option.cross_auto_bin_max = 0;
32
33                 bins x1 = binsof(cp1.max_pos) && binsof(cp2.add_sub);
34                 bins x2 = binsof(cp1.max_neg) && binsof(cp2.add_sub);
35             }
36         endgroup
37
38         function new();
39             COVCODE = new();
40         endfunction
41     endclass
42 endpackage

```

## 4. Testbench code:

```
1  import ALU_pkg::*;
2
3  module ALU_tb();
4      transaction obj = new();
5      byte operand1;
6      byte operand2;
7      opcode_e opcode;
8      byte out;
9      byte out_expected;
10     bit clk, rst;
11
12     integer correct_count, error_count;
13
14     initial begin
15         clk = 0;
16         forever begin
17             #1 clk = ~clk;
18             obj.clk = clk;
19         end
20     end
21
22     ALU DUT(operand1, operand2, clk, rst, opcode, out);
23
24     initial begin
25         correct_count = 0;
26         error_count = 0;
27         assert_rst();
28
29         repeat (32) begin
30             assert(obj.randomize());
31             operand1 = obj.operand1;
32             operand2 = obj.operand2;
33             opcode = obj.opcode;
34             rst = obj.rst;
35             @(negedge clk);
36             golden_model();
37             check_result();
38         end
39         $display("Correct count: %0d, error count: %0d", correct_count, error_count);
40         $stop();
41     end
```



## 4. Testbench code:

```
43  task golden_model();
44      if (rst)
45          out_expected = 0;
46      else begin
47          case (opcode)
48              ADD: out_expected = operand1 + operand2;
49              SUB: out_expected = operand1 - operand2;
50              MULT: out_expected = operand1 * operand2;
51              DIV: out_expected = operand1 / operand2;
52          endcase
53      end
54  endtask
55
56  task assert_rst();
57      rst = 1;
58      @(negedge clk);
59      check_result();
60      rst = 0;
61  endtask
62
63  task check_result();
64      if (out != out_expected) begin
65          $display("*** %t : Test failed! expected %0d, got %0d ***", $time, out_expected, out);
66          error_count++;
67      end else
68          correct_count++;
69  endtask
70
71  endmodule
```




## 5. Do file :

```
vlib work
vlog 1_PKG.sv 1_ALU.sv 1_ALU_tb.sv +cover -covercells
vsim -voptargs=+acc work.ALU_tb -cover
add wave *
coverage save 1_ALU_tb.ucdb -onexit
coverage exclude -src 1_ALU.sv -line 18 -code s
coverage exclude -src 1_ALU.sv -line 18 -code b
run -all
```

*Excluded default case as it will never occur.*



## 6. Qesta sim wave snippets (decimal radix)



```

** Error: (vsim-8565) Illegal state bin was hit at value=DIV. The bin counter for the illegal bin '\ALU_pkg::transaction::COVCODE.cp2.no_div' is 1.
Time: 5 ns Iteration: 0 Region: /ALU_pkg::transaction::#COVCODE#
** Error: (vsim-8565) Illegal state bin was hit at value=DIV. The bin counter for the illegal bin '\ALU_pkg::transaction::COVCODE.cp2.no_div' is 2.
Time: 33 ns Iteration: 0 Region: /ALU_pkg::transaction::#COVCODE#
** Error: (vsim-8565) Illegal state bin was hit at value=DIV. The bin counter for the illegal bin '\ALU_pkg::transaction::COVCODE.cp2.no_div' is 3.
Time: 35 ns Iteration: 0 Region: /ALU_pkg::transaction::#COVCODE#
** Error: (vsim-8565) Illegal state bin was hit at value=DIV. The bin counter for the illegal bin '\ALU_pkg::transaction::COVCODE.cp2.no_div' is 4.
Time: 45 ns Iteration: 0 Region: /ALU_pkg::transaction::#COVCODE#
** Error: (vsim-8565) Illegal state bin was hit at value=DIV. The bin counter for the illegal bin '\ALU_pkg::transaction::COVCODE.cp2.no_div' is 5.
Time: 47 ns Iteration: 0 Region: /ALU_pkg::transaction::#COVCODE#
** Error: (vsim-8565) Illegal state bin was hit at value=DIV. The bin counter for the illegal bin '\ALU_pkg::transaction::COVCODE.cp2.no_div' is 6.
Time: 51 ns Iteration: 0 Region: /ALU_pkg::transaction::#COVCODE#
** Error: (vsim-8565) Illegal state bin was hit at value=DIV. The bin counter for the illegal bin '\ALU_pkg::transaction::COVCODE.cp2.no_div' is 7.
Time: 55 ns Iteration: 0 Region: /ALU_pkg::transaction::#COVCODE#

```

```

# Correct count: 33, error count: 0
# ** Note: $stop      : l_ALU_tb.sv(42)
#      Time: 66 ns   Iteration: 1   Instance: /ALU_tb
# Break in Module ALU_tb at l_ALU_tb.sv line 42

```



## 7. Statement coverage report :

Statement Coverage for instance /\ALU\_tb#DUT --

Line	Item	Count	Source
----	----	-----	-----
File 1_ALU.sv			
3			module ALU(operand1, operand2, clk, rst, opcode, out);
4			input byte operand1, operand2;
5			input clk, rst;
6			input opcode_e opcode;
7			output byte out;
8			
9	1	33	always @(posedge clk) begin
10			if (rst)
11	1	12	out <= 0;
12			else
13			case (opcode)
14	1	6	ADD: out <= operand1 + operand2;
15	1	7	SUB: out <= operand1 - operand2;
16	1	4	MULT: out <= operand1 * operand2;
17	1	4	DIV: out <= operand1 / operand2;



## 8. Branch coverage report :

```
✓ Branch Coverage:
  Enabled Coverage      Bins      Hits      Misses      Coverage
  -----
  Branches              6        6          0    100.00%

=====Branch Details=====

✓ Branch Coverage for instance /\ALU_tb#DUT

  Line      Item              Count      Source
  ----      -
  File 1_ALU.sv
  -----IF Branch-----
  10              33      Count coming in to IF
  10              12      if (rst)
  12              21      else

Branch totals: 2 hits of 2 branches = 100.00%

✓ -----CASE Branch-----
  13              21      Count coming in to CASE
  14              6      ADD: out <= operand1 + operand2;
  15              7      SUB: out <= operand1 - operand2;
  16              4      MULT:out <= operand1 * operand2;
  17              4      DIV: out <= operand1 / operand2;

Branch totals: 4 hits of 4 branches = 100.00%
```

# 9. Toggle coverage report :

```

3  v Toggle Coverage:
4      Enabled Coverage      Bins      Hits      Misses      Coverage
5      -----
6      Toggles              56        56          0      100.00%
7
8      =====Toggle Details=====
9
10 v Toggle Coverage for instance /\ALU_tb#DUT  --
11
12      Node      1H->0L      0L->1H      "Coverage"
13      -----
14      clk              1              1      100.00
15
16      opcode      ENUM type      Value      Count
17      ADD              1      100.00
18      SUB              1      100.00
19      MULT             1      100.00
20      DIV              1      100.00
21
22      operand1[7-0]      1              1      100.00
23      operand2[7-0]      1              1      100.00
24      out[7-0]           1              1      100.00
25      rst              1              1      100.00
26
27      Total Node Count      =      30
28      Toggled Node Count    =      30
29      Untoggled Node Count  =       0
30
31      Toggle Coverage      =      100.00% (56 of 56 bins)
32
33      Total Coverage By Instance (filtered view): 100.00%

```



## 10. Functional coverage report :

COVERGROUP COVERAGE:

Covergroup	Metric	Goal	Bins	Status
TYPE /ALU_pkg/transaction/COVCODE	100.00%	100	-	Covered
covered/total bins:	7	7	-	
missing/total bins:	0	7	-	
% Hit:	100.00%	100	-	
Coverpoint cp1	100.00%	100	-	Covered
covered/total bins:	3	3	-	
missing/total bins:	0	3	-	
% Hit:	100.00%	100	-	
Coverpoint cp2	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Cross cp3	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Covergroup instance \ALU_pkg::transaction::COVCODE	100.00%	100	-	Covered
covered/total bins:	7	7	-	
missing/total bins:	0	7	-	
% Hit:	100.00%	100	-	
Coverpoint cp1	100.00%	100	-	Covered
covered/total bins:	3	3	-	
missing/total bins:	0	3	-	
% Hit:	100.00%	100	-	
bin max_neg	11	1	-	Covered
bin max_pos	10	1	-	Covered
bin zero	6	1	-	Covered
default bin misc	6		-	Occurred
Coverpoint cp2	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
illegal_bin no_div	7		-	Occurred
bin add_sub	20	1	-	Covered
bin add_sub2	2	1	-	Covered
Cross cp3	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin x1	5	1	-	Covered
bin x2	8	1	-	Covered

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

# Question 2:

## 1. RTL design:

```
8  module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
9  parameter WIDTH = 4;
10 input clk;
11 input rst_n;
12 input load_n;
13 input up_down;
14 input ce;
15 input [WIDTH-1:0] data_load;
16 output reg [WIDTH-1:0] count_out;
17 output max_count;
18 output zero;
19
20 always @(posedge clk) begin
21     if (!rst_n)
22         count_out <= 0;
23     else if (!load_n)
24         count_out <= data_load;
25     else if (ce)
26         if (up_down)
27             count_out <= count_out + 1;
28         else
29             count_out <= count_out - 1;
30 end
31
32 assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
33 assign zero = (count_out == 0)? 1:0;
34
35 endmodule
```



## 2. Verification plan:

1	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	RESET test	When the reset is asserted, outputs should be low.	Directed at the start and the end of the simulation, and called in randomization step.	-	<code>check_result()</code> task checks that output is 0 during reset.
3	RANDOMIZE test	Output of the dut design is equal to the output of the golden model	Randomized test using <code>rand_stimulus</code> class with constraints 80% deactive reset, 70% active clock enable and 70% active load enable.	coverage group with one coverpoint for <code>data_load</code> when reset is deactivated and <code>load_n</code> is activated and 4 coverpoints for <code>count_out</code> when <code>rst_n</code> is deactivated and <code>ce</code> activated and one time with <code>up_down = 1/0</code> , one with default bins, and one with overflow transition.	<code>check_result(model)</code> verifies correct output using golden model.

## 3. packege code:

```

1 package counter_pkg;
2   parameter WIDTH = 4;
3   parameter MAX_VALUE = 2**WIDTH - 1;
4   class rand_stimulus;
5       rand bit      rst_n;
6       rand bit      load_n;
7       rand bit      up_down;
8       rand bit      ce;
9       rand bit [WIDTH-1:0] data_load;
10
11       //no need for constructor, they will be initialized to 0 by default
12       constraint c1 {
13           rst_n dist {1 := 9, 0 := 1};
14           ce dist {1 := 9, 0 := 1};
15           load_n dist {0 := 7, 1 := 3}; //load_n active 70%
16       }
17
18       covergroup cg1(ref bit [WIDTH-1:0]count_out, ref bit clk) @(posedge clk);
19           data_load_cp : coverpoint data_load iff(rst_n && !load_n);
20           count_out_cp : coverpoint count_out iff(rst_n && up_down && ce);
21           count_out_cp2 : coverpoint count_out iff(rst_n && up_down && ce) {
22               bins ovrflow = (MAX_VALUE ==> 0);
23           }
24           count_out_cp3 : coverpoint count_out iff(rst_n && !up_down && ce);
25           count_out_cp4 : coverpoint count_out iff(rst_n && up_down && ce) {
26               bins ovrflow = (MAX_VALUE ==> 0);
27           }
28       endgroup
29
30       function new (ref bit [WIDTH-1:0]count_out, ref bit clk);
31           cg1 = new(count_out, clk);
32       endfunction
33   endclass
34 endpackage
35
36

```



## 4. Testbench code:

```
1  import counter_pkg::*;
2
3  module counter_tb();
4      parameter WIDTH = 4;
5      bit          clk;
6      bit          rst_n;
7      bit          load_n;
8      bit          up_down;
9      bit          ce;
10     bit [WIDTH-1:0] data_load;
11
12     bit [WIDTH-1:0] count_out;
13     bit            max_count;
14     bit            zero;
15
16     bit [WIDTH-1:0] count_out_exp;
17     bit            max_count_exp;
18     bit            zero_exp;
19
20     rand_stimulus my_inputs;
21     integer error_count, correct_count;
22
23     counter dut(.*);
24
25     initial begin
26         clk = 0;
27         forever
28             #1 clk = ~clk;
29     end
30
31     initial begin
32         error_count = 0;
33         correct_count = 0;
34         load_n = 0;
35         up_down = 0;
36         ce = 0;
37         data_load = 0;
```



## 4. Testbench code:

```
35 up_down = 0;
36 ce = 0;
37 data_load = 0;
38
39 //reset test
40 rst_n = 0;
41 @(negedge clk);
42 check_result();
43
44 //randomized test
45 my_inputs = new(count_out, clk);
46 for(int i = 0; i < 5000; i++) begin
47     assert(my_inputs.randomize());
48     rst_n = my_inputs.rst_n;
49     load_n = my_inputs.load_n;
50     up_down = my_inputs.up_down;
51     ce = my_inputs.ce;
52     data_load = my_inputs.data_load;
53
54     check_result();
55 end
56 $display("*** ERROR count: %0d, CORRECT count: %0d", error_count, correct_count);
57 $stop;
58 end
59
60
61 task check_result();
62     @(negedge clk);
63     exp_out(); //calculate the correct outputs
64     if(count_out != count_out_exp || max_count != max_count_exp || zero != zero_exp) begin
65         $display("*** ERROR! at time %0t, output = %0d, max_count = %0d, zero = %0d | EXPECTED : %0d, %0d, %0d ***",
66             $time, count_out, max_count, zero, count_out_exp, max_count_exp, zero_exp);
67         error_count++;
68     end
69     else
70         correct_count++;
71 endtask
```

## 4. Testbench code:

```
74  ✓    task exp_out();
75  ✓        if (!rst_n) begin
76          count_out_exp = 0;
77          max_count_exp = 0;
78          zero_exp = 1;
79          end
80  ✓    else if(!load_n)
81        count_out_exp = data_load;
82  ✓    else if(ce)
83  ✓        if(up_down)
84          count_out_exp++;
85  ✓        else
86          count_out_exp--;
87
88  ✓    if(count_out_exp == {WIDTH{1'b1}})
89        max_count_exp = 1;
90  ✓    else
91        max_count_exp = 0;
92
93  ✓    if(count_out_exp == 0)
94        zero_exp = 1;
95  ✓    else
96        zero_exp = 0;
97    endtask
98  endmodule
99
100
```




## 5. Do file :

```
1  vlib work
2  vlog 2_pkg.sv 2_counter.v 2_counter_tb.sv +cover -covercells
3  vsim -voptargs=+acc work.counter_tb -cover
4  add wave *
5  coverage save 2_counter_tb.ucdb -onexit
6  run -all
7
8
```



## 6. Qesta sim wave snippets (Unsigned):



```
# *** ERROR count: 0, CORRECT count: 5001
# ** Note: $stop      : 2_counter_tb.sv(57)
#   Time: 10004 ns   Iteration: 1   Instance: /counter_tb
# Break in Module counter_tb at 2_counter_tb.sv line 57
```



## 7. Statement coverage report :

```
92 Statement Coverage:
93 Enabled Coverage      Bins    Hits    Misses Coverage
94 -----
95 Statements            7       7       0    100.00%
96
97 =====Statement Details=====
98
99 Statement Coverage for instance /counter_tb/dut --
100
101 Line    Item          Count    Source
102 ----
103 File 2_counter.v
104 8
105         module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
106 9
107         parameter WIDTH = 4;
108 10
109         input clk;
110 11
111         input rst_n;
112 12
113         input load_n;
114 13
115         input up_down;
116 14
117         input ce;
118 15
119         input [WIDTH-1:0] data_load;
120 16
121         output reg [WIDTH-1:0] count_out;
122 17
123         output max_count;
124 18
125         output zero;
126 19
127
128 20         1          4994    always @(posedge clk) begin
129
130 21
131         if (!rst_n)
132 22         1          475        count_out <= 0;
133
134 23
135         else if (!load_n)
136 24         1          3207       count_out <= data_load;
137
138 25
139         else if (ce)
140 26
141         if (up_down)
142 27         1          603        count_out <= count_out + 1;
143
144 28
145         else
146 29         1          571        count_out <= count_out - 1;
147
148 30
149         end
150 31
151
152 32         1          4578       assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
153
154 33         1          4578       assign zero = (count_out == 0)? 1:0;
155
```

## 8. Branch coverage report:

```
7  ▾ Branch Coverage:
8      Enabled Coverage          Bins      Hits      Misses  Coverage
9      -----
10     Branches                  10        10         0    100.00%
11
12     =====Branch Details=====
13
14  ▾ Branch Coverage for instance /counter_tb/dut
15
16      Line      Item          Count      Source
17      ----      -
18      File 2_counter.v
19  ▾ -----IF Branch-----
20      21          1          4994      Count coming in to IF
21      21          1          475        if (lrst_n)
22
23      23          1          3207        else if (!load_n)
24
25  ▾ 25          1          1174        else if (ce)
26
27      138      All False Count
28      Branch totals: 4 hits of 4 branches = 100.00%
29
30  ▾ -----IF Branch-----
31      26          1          1174      Count coming in to IF
32      26          1          603        if (up_down)
33
34      28          1          571        else
35
36      Branch totals: 2 hits of 2 branches = 100.00%
37
38  ▾ -----IF Branch-----
39      32          1          4577      Count coming in to IF
40      32          1          334      assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
41
42      32          2          4243      assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
43
44      Branch totals: 2 hits of 2 branches = 100.00%
45
46  ▾ -----IF Branch-----
47      33          1          4577      Count coming in to IF
48      33          1          650      assign zero = (count_out == 0)? 1:0;
49
50      33          2          3927      assign zero = (count_out == 0)? 1:0;
51
52      Branch totals: 2 hits of 2 branches = 100.00%
53
```



# 10. Toggle coverage:

```
157 Toggle Coverage:
158   Enabled Coverage      Bins      Hits      Misses  Coverage
159   -----
160   Toggles                30       30        0   100.00%
161
162   =====Toggle Details=====
163
164   Toggle Coverage for instance /counter_tb/dut --
165
166   Node      1H->0L      0L->1H  "Coverage"
167   -----
168   ce        1          1    100.00
169   clk       1          1    100.00
170   count_out[3-0] 1          1    100.00
171   data_load[0-3] 1          1    100.00
172   load_n    1          1    100.00
173   max_count 1          1    100.00
174   rst_n     1          1    100.00
175   up_down   1          1    100.00
176   zero      1          1    100.00
177
178   Total Node Count      =      15
179   Toggled Node Count    =      15
180   Untoggled Node Count  =       0
181
182   Toggle Coverage       =    100.00% (30 of 30 bins)
183
```



## 10. Functional coverage:

739	COVERGROUP COVERAGE:				
740	-----				
741	Covergroup	Metric	Goal	Bins	Status
742	-----				
743	▼				
744	▼	TYPE /counter_pkg/rand_stimuls/cg1	100.00%	100	- Covered
745		covered/total bins:	50	50	-
746		missing/total bins:	0	50	-
747		% Hit:	100.00%	100	-
748	▼	Coverpoint data_load_cp	100.00%	100	- Covered
749		covered/total bins:	16	16	-
750		missing/total bins:	0	16	-
751		% Hit:	100.00%	100	-
752	▼	Coverpoint count_out_cp	100.00%	100	- Covered
753		covered/total bins:	16	16	-
754		missing/total bins:	0	16	-
755		% Hit:	100.00%	100	-
756	▼	Coverpoint count_out_cp2	100.00%	100	- Covered
757		covered/total bins:	1	1	-
758		missing/total bins:	0	1	-
759		% Hit:	100.00%	100	-
760	▼	Coverpoint count_out_cp3	100.00%	100	- Covered
761		covered/total bins:	16	16	-
762		missing/total bins:	0	16	-
763		% Hit:	100.00%	100	-
764	▼	Coverpoint count_out_cp4	100.00%	100	- Covered
765		covered/total bins:	1	1	-
766		missing/total bins:	0	1	-
767		% Hit:	100.00%	100	-
768	▼	Covergroup instance \counter_pkg::rand_stimuls::cg1	100.00%	100	- Covered
769		covered/total bins:	50	50	-
770		missing/total bins:	0	50	-
771		% Hit:	100.00%	100	-
772	▼	Coverpoint data_load_cp	100.00%	100	- Covered
773		covered/total bins:	16	16	-
774		missing/total bins:	0	16	-
775		% Hit:	100.00%	100	-
776		bin auto[0]	213	1	- Covered
777		bin auto[1]	193	1	- Covered
778		bin auto[2]	188	1	- Covered
779		bin auto[3]	204	1	- Covered
780		bin auto[4]	173	1	- Covered
781		bin auto[5]	213	1	- Covered
782		bin auto[6]	184	1	- Covered
783		bin auto[7]	195	1	- Covered
784		bin auto[8]	217	1	- Covered
785		bin auto[9]	208	1	- Covered
786		bin auto[10]	202	1	- Covered
787		bin auto[11]	224	1	- Covered
788		bin auto[12]	205	1	- Covered
789		bin auto[13]	182	1	- Covered
790		bin auto[14]	196	1	- Covered
791					



## 10. Functional coverage:

791	bin auto[14]	196	1	-	Covered
792	bin auto[15]	214	1	-	Covered
793	✓ Coverpoint count_out_cp	100.00%	100	-	Covered
794	covered/total bins:	16	16	-	
795	missing/total bins:	0	16	-	
796	% Hit:	100.00%	100	-	
797	bin auto[0]	285	1	-	Covered
798	bin auto[1]	142	1	-	Covered
799	bin auto[2]	92	1	-	Covered
800	bin auto[3]	130	1	-	Covered
801	bin auto[4]	98	1	-	Covered
802	bin auto[5]	125	1	-	Covered
803	bin auto[6]	114	1	-	Covered
804	bin auto[7]	116	1	-	Covered
805	bin auto[8]	106	1	-	Covered
806	bin auto[9]	111	1	-	Covered
807	bin auto[10]	120	1	-	Covered
808	bin auto[11]	127	1	-	Covered
809	bin auto[12]	119	1	-	Covered
810	bin auto[13]	118	1	-	Covered
811	bin auto[14]	117	1	-	Covered
812	bin auto[15]	148	1	-	Covered
813	✓ Coverpoint count_out_cp2	100.00%	100	-	Covered
814	covered/total bins:	1	1	-	
815	missing/total bins:	0	1	-	
816	% Hit:	100.00%	100	-	
817	bin overflow	45	1	-	Covered
818	✓ Coverpoint count_out_cp3	100.00%	100	-	Covered
819	covered/total bins:	16	16	-	
820	missing/total bins:	0	16	-	
821	% Hit:	100.00%	100	-	
822	bin auto[0]	338	1	-	Covered
823	bin auto[1]	123	1	-	Covered
824	bin auto[2]	120	1	-	Covered
825	bin auto[3]	97	1	-	Covered
826	bin auto[4]	106	1	-	Covered
827	bin auto[5]	102	1	-	Covered
828	bin auto[6]	91	1	-	Covered
829	bin auto[7]	116	1	-	Covered
830	bin auto[8]	117	1	-	Covered
831	bin auto[9]	113	1	-	Covered
832	bin auto[10]	98	1	-	Covered
833	bin auto[11]	117	1	-	Covered
834	bin auto[12]	105	1	-	Covered
835	bin auto[13]	101	1	-	Covered
836	bin auto[14]	106	1	-	Covered
837	bin auto[15]	143	1	-	Covered
838	✓ Coverpoint count_out_cp4	100.00%	100	-	Covered
839	covered/total bins:	1	1	-	
840	missing/total bins:	0	1	-	
841	% Hit:	100.00%	100	-	
842	bin overflow	45	1	-	Covered
843					
844	TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1				
845					



# Question 3:

## 1. RTL design:

```
1  module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
2  parameter INPUT_PRIORITY = "A";
3  parameter FULL_ADDER = "ON";
4  input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
5  input [2:0] opcode;
6  input signed [2:0] A, B;
7  output reg [15:0] leds;
8  output reg signed [5:0] out;
9
10 reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
11 reg signed [1:0] cin_reg;
12 reg [2:0] opcode_reg;
13 reg signed [2:0] A_reg, B_reg;
14
15 wire invalid_red_op, invalid_opcode, invalid;
16
17 //Invalid handling
18 assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
19 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
20 assign invalid = invalid_red_op | invalid_opcode;
21
22 //Registering input signals
23 always @(posedge clk or posedge rst) begin
24     if(rst) begin
25         cin_reg <= 0;
26         red_op_B_reg <= 0;
27         red_op_A_reg <= 0;
28         bypass_B_reg <= 0;
29         bypass_A_reg <= 0;
30         direction_reg <= 0;
31         serial_in_reg <= 0;
32         opcode_reg <= 0;
33         A_reg <= 0;
34         B_reg <= 0;
35     end else begin
36         cin_reg <= cin;
37         red_op_B_reg <= red_op_B;
38         red_op_A_reg <= red_op_A;
39         bypass_B_reg <= bypass_B;
40         bypass_A_reg <= bypass_A;
41         direction_reg <= direction;
42         serial_in_reg <= serial_in;
43         opcode_reg <= opcode;
44         A_reg <= A;
45         B_reg <= B;
46     end
47 end
```



# 1. RTL design:

```
48
49 //leds output blinking
50 always @(posedge clk or posedge rst) begin
51     if(rst) begin
52         leds <= 0;
53     end else begin
54         if (invalid)
55             leds <= ~leds;
56         else
57             leds <= 0;
58     end
59 end
60
61 //ALU output processing
62 always @(posedge clk or posedge rst) begin
63     if(rst) begin
64         out <= 0;
65     end
66     else begin
67         if (bypass_A_reg && bypass_B_reg)
68             out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
69         else if (bypass_A_reg)
70             out <= A_reg;
71         else if (bypass_B_reg)
72             out <= B_reg;
73         else if (invalid)
74             out <= 0;
75         else begin
76             case (opcode_reg)
77                 3'h0: begin
78                     if (red_op_A_reg && red_op_B_reg)
79                         out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg;
80                     else if (red_op_A_reg)
81                         out <= |A_reg;
82                     else if (red_op_B_reg)
83                         out <= |B_reg;
84                     else
85                         out <= A_reg | B_reg;
86                 end
87                 3'h1: begin
88                     if (red_op_A_reg && red_op_B_reg)
89                         out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
90                     else if (red_op_A_reg)
91                         out <= ^A_reg;
92                     else if (red_op_B_reg)
93                         out <= ^B_reg;
94                     else
95                         out <= A_reg ^ B_reg;
96                 end
97                 3'h2: out <= (FULL_ADDER)? (A_reg + B_reg + cin_reg) : A_reg + B_reg;
98                 3'h3: out <= A_reg * B_reg;
99                 3'h4: begin
```

## 1. RTL design:

```
100  ✓      if (direction_reg)
101          out <= {out[4:0], serial_in_reg};
102  ✓      else
103          out <= {serial_in_reg, out[5:1]};
104      end
105  ✓      3'h5: begin
106  ✓          if (direction_reg)
107              out <= {out[4:0], out[5]};
108  ✓          else
109              out <= {out[0], out[5:1]};
110          end
111          default : out <= 0;
112      endcase
113  end
114  end
115  end
116
117  endmodule
```



## 2. Testbench:

```
1  import ALSU_pkg::*;
2
3  module ALSU_tb();
4      parameter INPUT_PRIORITY = "A";
5      parameter FULL_ADDER = "ON";
6      bit signed [2:0] A;
7      bit signed [2:0] B;
8      bit              cin;
9      bit              serial_in;
10     bit              red_op_A;
11     bit              red_op_B;
12     opcode_e         opcode;
13     bit              bypass_A;
14     bit              bypass_B;
15     bit              clk;
16     bit              rst;
17     bit              direction;
18     bit [15:0] leds;
19     bit signed [5:0] out;
20
21     reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
22     reg [2:0] opcode_reg;
23     reg signed [1:0] cin_reg;
24     reg signed [2:0] A_reg, B_reg;
25
26     bit              invalid;
27
28     rand_stimulus my_inputs; //handle
29
30     bit [15:0] leds_exp;
31     bit [5:0] out_exp;
32
33     integer correct_count, error_count;
34
35     ALSU dut(.);
36
37     initial begin
38         clk = 0;
39         forever
40             #1 clk = ~clk;
41     end
42
43
44     initial begin
45         correct_count = 0;
46         error_count = 0;
47         A = 0;
48         B = 0;
49         cin = 0;
50         serial_in = 0;
51         red_op_A = 0;
52         red_op_B = 0;
53         bypass_A = 0;
54         bypass_B = 0;
55         direction = 0;
```

## 2. Testbench:

```
57  //reset test
58  rst = 1;
59  check_result();
60
61  my_inputs = new(opcode);
62  //random test
63  //loop1
64  my_inputs.c2.constraint_mode(0); //disable
65  for(int i = 0; i<100; i++) begin
66      assert(my_inputs.randomize());
67
68      A = my_inputs.A;
69      rst = my_inputs.rst;
70      B = my_inputs.B;
71      cin = my_inputs.cin;
72      serial_in = my_inputs.serial_in;
73      red_op_A = my_inputs.red_op_A;
74      red_op_B = my_inputs.red_op_B;
75      opcode = my_inputs.opcode;
76      bypass_A = my_inputs.bypass_A;
77      bypass_B = my_inputs.bypass_B;
78      direction = my_inputs.direction;
79
80      check_result();
81  end
82
83  //loop2
84  my_inputs.constraint_mode(0); //disable
85  rst = 0;
86  bypass_A = 0;
87  bypass_B = 0;
88  red_op_A = 0;
89  red_op_B = 0;
90  my_inputs.c2.constraint_mode(1); //enable
91  for(int i = 0; i<10000; i++) begin
92      assert(my_inputs.randomize());
93
94      A = my_inputs.A;
95      B = my_inputs.B;
96      cin = my_inputs.cin;
97      serial_in = my_inputs.serial_in;
98      direction = my_inputs.direction;
99
100  foreach(my_inputs.opcode_array[j]) begin //this will loop 6 times
101      opcode = my_inputs.opcode_array[j];
102      check_result();
103  end
104  end
105
106  $display("*** ERROR count: %0d, CORRECT count: %0d", error_count, correct_count);
107  $stop;
108  end
109
```



## 2. Testbench:

```
110 //golden model
111 assign invalid = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2])
112               || (opcode_reg[1] & opcode_reg[2]);
113
114 always @(posedge clk or posedge rst) begin
115     if(rst) begin
116         cin_reg <= 0;
117         red_op_B_reg <= 0;
118         red_op_A_reg <= 0;
119         bypass_B_reg <= 0;
120         bypass_A_reg <= 0;
121         direction_reg <= 0;
122         serial_in_reg <= 0;
123         opcode_reg <= 0;
124         A_reg <= 0;
125         B_reg <= 0;
126     end else begin
127         cin_reg <= cin;
128         red_op_B_reg <= red_op_B;
129         red_op_A_reg <= red_op_A;
130         bypass_B_reg <= bypass_B;
131         bypass_A_reg <= bypass_A;
132         direction_reg <= direction;
133         serial_in_reg <= serial_in;
134         opcode_reg <= opcode;
135         A_reg <= A;
136         B_reg <= B;
137     end
138 end
139
140 always @(posedge clk or posedge rst) begin
141     if(rst) begin
142         leds_exp <= 0;
143     end else begin
144         if (invalid)
145             leds_exp <= ~leds_exp;
146         else
147             leds_exp <= 0;
148     end
149 end
150
151 always @(posedge clk or posedge rst) begin
152     if(rst)
153         out_exp <= 0;
154     else begin
155         if (bypass_A_reg && bypass_B_reg)
156             out_exp <= A_reg;
157         else if (bypass_A_reg)
158             out_exp <= A_reg;
159         else if (bypass_B_reg)
160             out_exp <= B_reg;
```

## 2. Testbench:

```
160         out_exp <= B_reg;
161     else if (invalid)
162         out_exp <= 0;
163     else begin
164         case (opcode_reg)
165         3'h0: begin
166             if (red_op_A_reg && red_op_B_reg)
167                 out_exp <= |A_reg;
168             else if (red_op_A_reg)
169                 out_exp <= |A_reg;
170             else if (red_op_B_reg)
171                 out_exp <= |B_reg;
172             else
173                 out_exp <= A_reg | B_reg;
174         end
175         3'h1: begin
176             if (red_op_A_reg && red_op_B_reg)
177                 out_exp <= ^A_reg;
178             else if (red_op_A_reg)
179                 out_exp <= ^A_reg;
180             else if (red_op_B_reg)
181                 out_exp <= ^B_reg;
182             else
183                 out_exp <= A_reg ^ B_reg;
184         end
185
186         3'h2: out_exp <= A_reg + B_reg + cin_reg;
187         3'h3: out_exp <= A_reg * B_reg;
188         3'h4: begin
189             if (direction_reg)
190                 out_exp <= {out_exp[4:0], serial_in_reg};
191             else
192                 out_exp <= {serial_in_reg, out_exp[5:1]};
193         end
194         3'h5: begin
195             if (direction_reg)
196                 out_exp <= {out_exp[4:0], out_exp[5]};
197             else
198                 out_exp <= {out_exp[0], out_exp[5:1]};
199         end
200     endcase
201 end
202 end
203 end
```



## 2. Testbench:

```
205     task check_result();
206         @(negedge clk);
207         @(negedge clk);
208         if(out != out_exp || leds != leds_exp) begin
209             $display("*** ERROR! at time %0t, out = %0d, Expected : %0d, leds = %0d, Expected : %0d ***"
210                 , $time, out, out_exp, leds, leds_exp);
211             error_count++;
212         end
213         else
214             correct_count++;
215     endtask
216
217     always @(posedge clk) @(posedge clk)
218         if (!rst && !(bypass_A || bypass_B))
219             my_inputs.cvr_gp.sample();
220
221 endmodule
```

### 3. Package :

```
1 package ALSU_pkg;
2
3     typedef enum bit[2:0] {
4         OR,
5         XOR,
6         ADD,
7         MULT,
8         SHIFT,
9         ROTATE,
10        INVALID_6,
11        INVALID_7
12    } opcode_e;
13
14    parameter MAXPOS = 3'b011;
15    parameter ZERO = 3'b000;
16    parameter MAXNEG = 3'b100;
17
18    class rand_stimuls;
19        rand bit [2:0] A;
20        rand bit [2:0] B;
21        rand bit      rst;
22        rand bit      red_op_A;
23        rand bit      red_op_B;
24        rand bit      bypass_A;
25        rand bit      bypass_B;
26        rand bit      cin;
27        rand bit      serial_in;
28        rand bit      direction;
29        rand opcode_e  opcode;
30        randc opcode_e opcode_array[6];
31
32        //no need for constructor, they will be initialized to 0
33
34        constraint c1 {
35            rst dist {0 := 9, 1 := 1};
36
37
38            opcode dist {[OR:ROTATE] := 5, [INVALID_6:INVALID_7] := 1};
39
40            bypass_A dist {1 := 3, 0 := 7};
41            bypass_B dist {1 := 3, 0 := 7};
42
43            if(opcode == OR || opcode == XOR) {
44                if(red_op_A) { //priority for A so red_op_B here doesn't matter
45                    A dist {
```



### 3. Package :

```
45  ∨      A dist {
46      [3'b000:3'b111] := 1,
47      3'b001 := 2,
48      3'b010 := 2,
49      3'b100 := 2
50      };
51      B == 3'b000;
52  }
53
54  ∨      else if(red_op_B){
55      A == 3'b000;
56  ∨      B dist {
57      [3'b000:3'b111] := 1,
58      3'b001 := 2,
59      3'b010 := 2,
60      3'b100 := 2
61      };
62  }
63  }
64
65  ∨      else {
66      red_op_A dist {0 := 7, 1 := 3};
67      red_op_B dist {0 := 7, 1 := 3};
68  }
69
70  ∨      if(opcode == ADD || opcode == MULT) {
71      A dist {[3'b001:3'b110] := 1, MAXPOS := 2, ZERO := 2, MAXNEG := 2};
72      B dist {[3'b001:3'b110] := 1, MAXPOS := 2, ZERO := 2, MAXNEG := 2};
73  }
74  }
75
76  ∨      constraint c2 {
77  ∨          foreach (opcode_array[i])
78              opcode_array[i] inside {SHIFT, ROTATE, ADD, MULT, OR, XOR};
79  }
80
81
82  ∨      covergroup cvr_gp(ref opcode_e opcode_tb);
83
84  ∨      A_cp : coverpoint A {
85          option.comment = "If only the red_op_A is high";
86          bins A_data_0      = {0};
```

### 3. Package :

```
86     bins A_data_0      = {0};
87     bins A_data_max    = {MAXPOS};
88     bins A_data_min    = {MAXNEG};
89     bins A_data_default = default;
90     bins A_data_walkingones[] = {3'b001, 3'b010, 3'b100}
91     | iff (red_op_A);
92
93 }
94
95 B_cp : coverpoint B {
96     option.comment = "If only red_op_B is high and red_op_A is low";
97     bins B_data_0      = {0};
98     bins B_data_max    = {MAXPOS};
99     bins B_data_min    = {MAXNEG};
100    bins B_data_default = default;
101    bins B_data_walkingones[] = {3'b001, 3'b010, 3'b100}
102    | iff (red_op_B && !red_op_A);
103
104 }
105
106 ALU_cp : coverpoint opcode_tb {
107     bins Bins_shift[]   = {SHIFT, ROTATE};
108     bins Bins_arith[]   = {ADD, MULT};
109     bins Bins_bitwise[] = {OR, XOR};
110     illegal_bins Bins_invalid = {6, 7};
111     bins Bins_trans     = (OR => XOR => ADD => MULT => SHIFT => ROTATE);
112 }
113 cross red_op_A, red_op_B, opcode;
114 endgroup
115
116 function new (ref opcode_e opcode_tb);
117     cvr_gp = new(opcode_tb);
118 endfunction
119 endclass
120 endpackage
```



## 4. Verification plan

1	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	RESET_TEST	When the reset is asserted, outputs should be low.	Directed at the start of the simulation, and called in other randomization steps.	-	<code>check_result()</code> verifies correct output using a golden model().
3	RANDOMIZATION_TEST	Output of the dut design should equal to the output of the golden model with the rest of input randomized.	ALL inputs are randomized using the class with the following constraints: <code>rst</code> is 90% low, any <code>OPCODE</code> have invalid value to valid one is 1:3, and <code>A/B</code> have one-hot value to any other value is 2:1 when <code>red_op_A/red_op_B</code> is high and <code>OPCODE = OR/XOR</code> . And <code>A/B</code> have ( <code>MAXPOS</code> , <code>ZERO</code> , <code>MAXNG</code> ) value to any other value = 2 : 1 when <code>OPCODE</code> is <code>MULT</code> or <code>ADD</code> . <code>bypass_A/bypass_B</code> are 30% high. <code>red_op_A/red_op_B</code> are 30% low when <code>OPCODE</code> is not <code>OR</code> , <code>XOR</code> . an array of <code>opcode_e</code> type with 6 valid opcode sequences is constrained to have unique values each time.	a covergroup with the following coverpoints: coverpoint for A and coverpoint for B that include a bin for 0, bin for <code>maxpos</code> and bin for <code>maxneg</code> , a default bin and 3 bins for one-hot values with a condition ( <code>red_op_A == 1</code> ) for coverpoint A, a condition ( <code>red_op_B == 1</code> , and <code>!red_op_A</code> ) for coverpoint B. lastly a coverpoint for the opcode with bins for shift, rotate, add, mult, or, xor, and illegal bin for both invalid cases, and a bin for a transition for all valid opcode values in order.	<code>check_result()</code> verifies correct output using a golden model().
4					

## 5.Do file:


```

1  vlib work
2  vlog 3_pkg.sv 3_ALSU.v 3_ALSU_tb.sv +cover -covercells
3  vsim -voptargs=+acc work.ALSTU_tb -cover
4  add wave *
5  coverage save 3_ALSU_tb.ucdb -onexit
6  coverage exclude -du ALSU -togglenode {cin_reg[1]}
7  coverage exclude -src 3_ALSU.v -line 111 -code b
8  coverage exclude -src 3_ALSU.v -line 111 -code s
9
10 run -all

```



## 6. Wave snippets:



```

# Time: 39267 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_6. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 301.
# Time: 39275 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_7. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 302.
# Time: 39331 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_7. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 303.
# Time: 39439 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_6. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 304.
# Time: 39483 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_6. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 305.
# Time: 39531 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_6. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 306.
# Time: 39567 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_6. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 307.
# Time: 39599 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_6. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 308.
# Time: 39751 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_7. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 309.
# Time: 39803 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_6. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 310.
# Time: 39855 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_7. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 311.
# Time: 39887 ns Iteration: 1 Instance: /ALU_tb
# *** ERROR count: 0, CORRECT count: 70001
# ** Note: $stop : 3_ALU_tb.sv(107)
# Time: 280004 ns Iteration: 1 Instance: /ALU_tb
# Break in Module ALU_tb at 3_ALU_tb.sv line 107

```



## 7. Statement coverage :

```
Statement Coverage:
Enabled Coverage
-----
Statements      48      48      0  100.00%

=====Statement Details=====

Statement Coverage for instance /ALSU_tb/dut --

Line      Item      Count      Source
----      -
File 3_ALSU.v
1          module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
2          parameter INPUT_PRIORITY = "A";
3          parameter FULL_ADDER = "ON";
4          input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
5          input [2:0] opcode;
6          input signed [2:0] A, B;
7          output reg [15:0] leds;
8          output reg signed [5:0] out;
9
10         reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
11         reg signed [1:0] cin_reg;
12         reg [2:0] opcode_reg;
13         reg signed [2:0] A_reg, B_reg;
14
15         wire invalid_red_op, invalid_opcode, invalid;
16
17         //Invalid handling
18         1      59371  assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
19         1      58457  assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
20         1      4762   assign invalid = invalid_red_op | invalid_opcode;
21
```

## 7. Statement coverage :

```
22                                     //Registering input signals
23         1                          123358     always @(posedge clk or posedge rst) begin
24                                     if(rst) begin
25         1                          1998         cin_reg <= 0;
26         1                          1998         red_op_B_reg <= 0;
27         1                          1998         red_op_A_reg <= 0;
28         1                          1998         bypass_B_reg <= 0;
29         1                          1998         bypass_A_reg <= 0;
30         1                          1998         direction_reg <= 0;
31         1                          1998         serial_in_reg <= 0;
32         1                          1998         opcode_reg <= 0;
33         1                          1998         A_reg <= 0;
34         1                          1998         B_reg <= 0;
35                                     end else begin
36         1                          121360         cin_reg <= cin;
37         1                          121360         red_op_B_reg <= red_op_B;
38         1                          121360         red_op_A_reg <= red_op_A;
39         1                          121360         bypass_B_reg <= bypass_B;
40         1                          121360         bypass_A_reg <= bypass_A;
41         1                          121360         direction_reg <= direction;
42         1                          121360         serial_in_reg <= serial_in;
43         1                          121360         opcode_reg <= opcode;
44         1                          121360         A_reg <= A;
45         1                          121360         B_reg <= B;
46                                     end
47     end
```



## 7. Statement coverage :

```
48
49                                     //leds output blinking
50      1                               140951  always @(posedge clk or posedge rst) begin
51                                     if(rst) begin
52      1                               3047      leds <= 0;
53                                     end else begin
54                                     if (invalid)
55      1                               6323      leds <= ~leds;
56                                     else
57      1                               131581     leds <= 0;
58                                     end
59                                     end
60
61                                     //ALSU output processing
62      1                               116777  always @(posedge clk or posedge rst) begin
63                                     if(rst) begin
64      1                               1898      out <= 0;
65                                     end
66                                     else begin
67                                     if (bypass_A_reg && bypass_B_reg)
68      1                               1427      out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
69                                     else if (bypass_A_reg)
70      1                               3385      out <= A_reg;
71                                     else if (bypass_B_reg)
72      1                               3353      out <= B_reg;
73                                     else if (invalid)
74      1                               2499      out <= 0;
```

## 7. Statement coverage :

```
75         else begin
76             case (opcode_reg)
77                 3'h0: begin
78                     if (red_op_A_reg && red_op_B_reg)
79                         1          200         out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg;
80                     else if (red_op_A_reg)
81                         1          126         out <= |A_reg;
82                     else if (red_op_B_reg)
83                         1          117         out <= |B_reg;
84                     else
85                         1          17305        out <= A_reg | B_reg;
86                 end
87                 3'h1: begin
88                     if (red_op_A_reg && red_op_B_reg)
89                         1          204         out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
90                     else if (red_op_A_reg)
91                         1          103         out <= ^A_reg;
92                     else if (red_op_B_reg)
93                         1          144         out <= ^B_reg;
94                     else
95                         1          16688        out <= A_reg ^ B_reg;
96                 end
97                 1          16712        3'h2: out <= (FULL_ADDER)? (A_reg + B_reg + cin_reg) : A_reg + B_reg;
98                 1          17229        3'h3: out <= A_reg * B_reg;
99                 3'h4: begin
100                     if (direction_reg)
101                         1          9296        out <= {out[4:0], serial_in_reg};
102                     else
103                         1          9128        out <= {serial_in_reg, out[5:1]};
104                 end
105                 3'h5: begin
106                     if (direction_reg)
107                         1          8390        out <= {out[4:0], out[5]};
108                     else
109                         1          8573        out <= {out[0], out[5:1]};
```



## 8. Branch coverage :

```
=====
Branch Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Branches              31      31      0    100.00%

=====Branch Details=====

Branch Coverage for instance /ALSU_tb/dut

  Line      Item      Count      Source
  ----      -
  File 3_ALSU.v

-----IF Branch-----
  24              123358    Count coming in to IF
  24      1      1998    if(rst) begin

  35      1      121360    end else begin

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----
  51              140951    Count coming in to IF
  51      1      3047    if(rst) begin

  53      1      137904    end else begin

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----
  54              137904    Count coming in to IF
  54      1      6323    if (invalid)

  56      1      131581    else

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----
  63              116777    Count coming in to IF
  63      1      1898    if(rst) begin

  66      1      114879    else begin

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----
  67              114879    Count coming in to IF
  67      1      1427    if (bypass_A_reg && bypass_B_reg)

  69      1      3385    else if (bypass_A_reg)

  71      1      3353    else if (bypass_B_reg)

  73      1      2499    else if (invalid)

  75      1      104215    else begin

Branch totals: 5 hits of 5 branches = 100.00%

-----CASE Branch-----
  76              104215    Count coming in to CASE
  77      1      17748    3'h0: begin

  87      1      17139    3'h1: begin

  97      1      16712    3'h2: out <= (FULL_ADDER)? (A_reg + B_reg + cin_reg) : A_reg + B_reg;
```

## 8. Branch coverage :

```
-----CASE Branch-----
 97          1          16712          3'h2: out <= (FULL_ADDER)? (A_reg + B_reg + cin_reg) : A_reg + B_reg;
 98          1          17229          3'h3: out <= A_reg * B_reg;
 99          1          18424          3'h4: begin
105          1          16963          3'h5: begin

Branch totals: 6 hits of 6 branches = 100.00%

-----IF Branch-----
 78          17748      Count coming in to IF
 78          1          200          if (red_op_A_reg && red_op_B_reg)
 80          1          126          else if (red_op_A_reg)
 82          1          117          else if (red_op_B_reg)
 84          1          17305         else

Branch totals: 4 hits of 4 branches = 100.00%

-----IF Branch-----
 88          17139      Count coming in to IF
 88          1          204          if (red_op_A_reg && red_op_B_reg)
 90          1          103          else if (red_op_A_reg)
 92          1          144          else if (red_op_B_reg)
 94          1          16688         else

Branch totals: 4 hits of 4 branches = 100.00%

-----IF Branch-----
100          18424      Count coming in to IF
100          1          9296          if (direction_reg)
102          1          9128          else

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----
106          16963      Count coming in to IF
106          1          8390          if (direction_reg)
108          1          8573          else

Branch totals: 2 hits of 2 branches = 100.00%
```



## 9. Toggle coverage:

```

✓ Toggle Coverage:
  Enabled Coverage      Bins      Hits      Misses  Coverage
  -----
  Toggles               118      118        0    100.00%

=====Toggle Details=====

✓ Toggle Coverage for instance /ALSU_tb/dut --
Node      1H->0L      0L->1H      "Coverage"
-----
  A[0-2]      1          1          100.00
  A_reg[2-0]  1          1          100.00
  B[0-2]      1          1          100.00
  B_reg[2-0]  1          1          100.00
  bypass_A    1          1          100.00
  bypass_A_reg 1          1          100.00
  bypass_B    1          1          100.00
  bypass_B_reg 1          1          100.00
  cin         1          1          100.00
  cin_reg[0]  1          1          100.00
  clk         1          1          100.00
  direction   1          1          100.00
  direction_reg 1          1          100.00
  invalid     1          1          100.00
  invalid_opcode 1          1          100.00
  invalid_red_op 1          1          100.00
  leds[15-0]  1          1          100.00
  opcode[0-2] 1          1          100.00
  opcode_reg[2-0] 1          1          100.00
  out[5-0]    1          1          100.00
  red_op_A    1          1          100.00
  red_op_A_reg 1          1          100.00
  red_op_B    1          1          100.00
  red_op_B_reg 1          1          100.00
  rst         1          1          100.00
  serial_in   1          1          100.00
  serial_in_reg 1          1          100.00

Total Node Count      =      59
Toggled Node Count    =      59
Untoggled Node Count  =       0

Toggle Coverage       =    100.00% (118 of 118 bins)

```

## 10. Functional coverage:

Covergroup Coverage:					
Covergroups	1	na	na	100.00%	
Coverpoints/Crosses	7	na	na	na	
Covergroup	Metric	Goal	Bins	Status	
TYPE /ALSU_pkg/rand_stimuls/cvr_gp	100.00%	100	-	Covered	
covered/total bins:	63	63	-		
missing/total bins:	0	63	-		
% Hit:	100.00%	100	-		
Coverpoint A_cp	100.00%	100	-	Covered	
covered/total bins:	6	6	-		
missing/total bins:	0	6	-		
% Hit:	100.00%	100	-		
Coverpoint B_cp	100.00%	100	-	Covered	
covered/total bins:	6	6	-		
missing/total bins:	0	6	-		
% Hit:	100.00%	100	-		
Coverpoint ALU_cp	100.00%	100	-	Covered	
covered/total bins:	7	7	-		
missing/total bins:	0	7	-		
% Hit:	100.00%	100	-		
Coverpoint red_op_A	100.00%	100	-	Covered	
covered/total bins:	2	2	-		
missing/total bins:	0	2	-		
% Hit:	100.00%	100	-		
Coverpoint red_op_B	100.00%	100	-	Covered	
covered/total bins:	2	2	-		
missing/total bins:	0	2	-		
% Hit:	100.00%	100	-		
Coverpoint opcode	100.00%	100	-	Covered	
covered/total bins:	8	8	-		
missing/total bins:	0	8	-		
% Hit:	100.00%	100	-		
Cross #cross_0#	100.00%	100	-	Covered	
covered/total bins:	32	32	-		
missing/total bins:	0	32	-		
% Hit:	100.00%	100	-		
Covergroup instance \ALSU_pkg::rand_stimuls::cvr_gp	100.00%	100	-	Covered	
covered/total bins:	63	63	-		
missing/total bins:	0	63	-		
% Hit:	100.00%	100	-		
Coverpoint A_cp	100.00%	100	-	Covered	
covered/total bins:	6	6	-		
missing/total bins:	0	6	-		
% Hit:	100.00%	100	-		
bin A_data_0	8567	1	-	Covered	
bin A_data_max	8253	1	-	Covered	
bin A_data_min	8320	1	-	Covered	
bin A_data_walkingones[1]	3674	1	-	Covered	
bin A_data_walkingones[2]	3834	1	-	Covered	
bin A_data_walkingones[4]	3897	1	-	Covered	
default bin A_data_default	23602	-	-	Occurred	
Coverpoint B_cp	100.00%	100	-	Covered	
covered/total bins:	6	6	-		
missing/total bins:	0	6	-		
% Hit:	100.00%	100	-		
bin B_data_0	8654	1	-	Covered	
bin B_data_max	8106	1	-	Covered	
bin B_data_min	8081	1	-	Covered	
bin B_data_walkingones[1]	1855	1	-	Covered	
bin B_data_walkingones[2]	1927	1	-	Covered	
bin B_data_walkingones[4]	2186	1	-	Covered	
default bin B_data_default	23902	-	-	Occurred	
Coverpoint ALU_cp	100.00%	100	-	Covered	



## 10. Functional coverage:

```

covered/total bins:          7          7          -
missing/total bins:         0          7          -
% Hit:                      100.00%    100          -
illegal_bin Bins_invalid    311          -          Occurred
bin Bins_shift[SHIFT]       10680        1          -          Covered
bin Bins_shift[ROTATE]      10616        1          -          Covered
bin Bins_arith[ADD]         10667        1          -          Covered
bin Bins_arith[MULT]        10659        1          -          Covered
bin Bins_bitwise[OR]        10675        1          -          Covered
bin Bins_bitwise[XOR]       10739        1          -          Covered
bin Bins_trans              1          1          -          Covered
Coverpoint red_op_A         100.00%    100          -          Covered
covered/total bins:         2          2          -
missing/total bins:         0          2          -
% Hit:                      100.00%    100          -
bin auto[0]                 33692        1          -          Covered
bin auto[1]                 30655        1          -          Covered
Coverpoint red_op_B         100.00%    100          -          Covered
covered/total bins:         2          2          -
missing/total bins:         0          2          -
% Hit:                      100.00%    100          -
bin auto[0]                 33094        1          -          Covered
bin auto[1]                 31253        1          -          Covered
Coverpoint opcode           100.00%    100          -          Covered
covered/total bins:         8          8          -
missing/total bins:         0          8          -
% Hit:                      100.00%    100          -
bin auto[OR]                8332         1          -          Covered
bin auto[XOR]               8259         1          -          Covered
bin auto[ADD]               8027         1          -          Covered
bin auto[MULT]              7974         1          -          Covered
bin auto[SHIFT]             8358         1          -          Covered
bin auto[ROTATE]            8098         1          -          Covered
bin auto[INVALID_6]         7919         1          -          Covered
bin auto[INVALID_7]         7380         1          -          Covered
Cross #cross_0#             100.00%    100          -          Covered
covered/total bins:        32         32          -
missing/total bins:         0         32          -
% Hit:                      100.00%    100          -
Auto, Default and User Defined Bins:
bin <auto[1],auto[1],auto[INVALID_7]> 1783         1          -          Covered
bin <auto[0],auto[1],auto[INVALID_7]> 1802         1          -          Covered
bin <auto[1],auto[0],auto[INVALID_7]> 1802         1          -          Covered
bin <auto[0],auto[0],auto[INVALID_7]> 1993         1          -          Covered
bin <auto[1],auto[1],auto[INVALID_6]> 1858         1          -          Covered
bin <auto[0],auto[1],auto[INVALID_6]> 1947         1          -          Covered
bin <auto[1],auto[0],auto[INVALID_6]> 1925         1          -          Covered
bin <auto[0],auto[0],auto[INVALID_6]> 2189         1          -          Covered
bin <auto[1],auto[1],auto[ROTATE]>    1879         1          -          Covered
bin <auto[0],auto[1],auto[ROTATE]>    2114         1          -          Covered
bin <auto[1],auto[0],auto[ROTATE]>    1879         1          -          Covered
bin <auto[0],auto[0],auto[ROTATE]>    2226         1          -          Covered
bin <auto[1],auto[1],auto[SHIFT]>     2023         1          -          Covered
bin <auto[0],auto[1],auto[SHIFT]>     2168         1          -          Covered
bin <auto[1],auto[0],auto[SHIFT]>     2029         1          -          Covered
bin <auto[0],auto[0],auto[SHIFT]>     2138         1          -          Covered
bin <auto[1],auto[1],auto[MULT]>      1830         1          -          Covered
bin <auto[0],auto[1],auto[MULT]>      1925         1          -          Covered
bin <auto[1],auto[0],auto[MULT]>      1898         1          -          Covered
bin <auto[0],auto[0],auto[MULT]>      2321         1          -          Covered
bin <auto[1],auto[1],auto[ADD]>       2034         1          -          Covered
bin <auto[0],auto[1],auto[ADD]>       1960         1          -          Covered
bin <auto[1],auto[0],auto[ADD]>       1816         1          -          Covered
bin <auto[0],auto[0],auto[ADD]>       2217         1          -          Covered
bin <auto[1],auto[1],auto[XOR]>       1918         1          -          Covered
bin <auto[0],auto[1],auto[XOR]>       1984         1          -          Covered
bin <auto[1],auto[0],auto[XOR]>       1989         1          -          Covered
bin <auto[0],auto[0],auto[XOR]>       2368         1          -          Covered
bin <auto[1],auto[1],auto[OR]>        1911         1          -          Covered
bin <auto[0],auto[1],auto[OR]>        2117         1          -          Covered
bin <auto[1],auto[0],auto[OR]>        2081         1          -          Covered
bin <auto[0],auto[0],auto[OR]>        2223         1          -          Covered

```



# Question 4:

## 1. RTL design:

```
module my_mem(  
    input clk,  
    input write,  
    input read,  
    input [7:0] data_in,  
    input [15:0] address,  
    output reg [7:0] data_out  
);  
  
    logic [8:0] mem_array[int];  
  
    always @(posedge clk) begin  
        if (write)  
            mem_array[address] = {~^data_in, data_in};  
        else if (read)  
            data_out = mem_array[address];  
    end  
  
endmodule
```



## 2.Testbench:

```
module my_mem_tb();
    logic clk;
    logic write;
    logic read;
    logic [7:0] data_in;
    logic [15:0] address;
    logic [7:0] data_out;

    localparam TESTS = 100;
    logic [15:0] address_array[];
    logic [8:0] data_to_write_array[];
    logic [8:0] data_read_expect_assoc[int];
    logic [8:0] data_read_queue[$];

    my_mem dut (.*);

    initial begin
        clk = 0;
        forever begin
            #1 clk = ~clk;
        end
    end
    integer error_count, correct_count;

    task stimulus_gen();
        address_array = new[TESTS];
        data_to_write_array = new[TESTS];
        for(int i = 0; i < TESTS; i++) begin
            address_array[i] = $urandom_range(0, 65535);
            data_to_write_array[i] = $urandom_range(0, 255);
            data_to_write_array[i] = {~^data_to_write_array[i], data_to_write_array[i]};
        end
    endtask

    task golden_model();
        for(int i = 0; i < TESTS; i++) begin
            data_read_expect_assoc[address_array[i]] = data_to_write_array[i];
        end
    endtask
```

### 3. Verification plan:

1	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	WRITE_TEST	first 100 Locations of the memory should be updated with the values of <code>data_to_write_array</code>	using <code>stimulus_gen</code> to fill up both <code>address_array</code> and <code>data_to_write_array</code>	-	-
3	READ_TEST	When reading the values of the first 100 locations, they should be identical to the previously written values	using <code>stimulus_gen</code> to fill up both <code>address_array</code> and <code>data_to_write_array</code>	-	<code>golden_model</code> task fills up <code>data_read_expect_assoc</code> with expected values in the expected locations, and <code>check9bits</code> checks the value of the read values after each read request.



### 4. Do file:

```
vlib work
vlog 4_mem.sv 4_mem_tb.sv +cover -covercells
vsim -voptargs=+acc work.my_mem_tb -cover
add wave *
coverage save 4_mem_tb.ucdb -onexit

run -all
```



## 5. Questa sim snippets:



```
# Correct reads: 100, Incorrect reads: 0
# ** Note: $stop      : 4_mem_tb.sv(76)
#   Time: 400 ns   Iteration: 1   Instance: /my_mem_tb
# Break in Module my_mem_tb at 4_mem_tb.sv line 76
```