يوسف أحمد محمد ابراهيم

Assignment 1

Extra

Question 1:

1. Design:

```
module dff(clk, rst, d, q, en);
     parameter USE_EN = 1;
     input clk, rst, d, en;
     output reg q;
 5
     always @(posedge clk) begin
 6
        if (rst)
            q <= 0;
        else
            if(USE_EN) begin
10
               if (en)
11
                  q <= d;
12
13
            end
           else
14
15
              q <= d;
16
    end
17
     endmodule
18
```

2. verification plan:

1	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	RESET_TEST	When the reset is asserted, outputs \boldsymbol{C} should be low.	assert_reset() task that asserts rst to1, wait then deassert rst to 0 at the begining and end of the simulation.	8	check_result() task checks that output is 0 during reset.
3	WITH_EN_TEST	Output depends on en value, if en = 1, q = D.	Directed test at en = 0, and at en = 1	6	check_result() checks the value of q.
4	WITHOUT_EN_T	OUtput q = D whatever the value of en is.	Directed test at en = 0, and at en = 1	te .	check_result() checks the value of q.

3. Testbench 1 (USE_EN = 1):

```
module DFF_tb1();
    logic clk;
logic rst;
    logic d;
    logic q;
    logic en;
    logic q_exp;
    integer correct_count, error_count;
   dff dut(clk, rst, d, q, en);
    always @(posedge clk, posedge rst) begin
        if(rst)
           q_exp <= 0;
        else if(en)
            q exp = d;
   end
    initial begin
        clk = 0;
            #1 clk = -clk;
   end
   initial begin
        correct count = 0;
        error_count = 0;
       d = 0;
       en = 0;
       rst = 1;
        check_result();
       rst = 0;
       //WITH_EN check
       d = 1;
check_result();
       check_result();
       d = 0;
       check_result();
       rst = 1;
       check_result();
        rst = 0;
        $display("*** errors: %0d, success: %0d ***", error_count, correct_count);
        $stop;
   task check_result();
        @(negedge clk);
        if(q != q_exp) begin
            error_count = error_count +1;
            $display ("*** ERROR! D = %8d,en = %8d, rst = %8d, q = %8d ***", d, en, rst, q);
        end
            correct_count = correct_count +1;
    endtask
endmodule
```


3. Testbench (USE_EN = 0):

```
module DFF_tb2();
         logic clk;
logic rst;
         logic d;
         logic q;
         logic en;
         logic q_exp;
         integer correct_count, error_count;
79
         dff #(.USE_EN(0)) dut2(clk, rst, d, q, en);
         always @(posedge clk, posedge rst) begin if(rst)
                 q_exp <= 0;
                 q_exp = d;
         end
         initial begin
             clk = 0;
                  #1 clk = -clk;
         initial begin
             correct count = 0;
             error_count = 0;
             d = 0;
             en = 0;
             //reset test
             rst = 1;
             check_result();
             rst = 0;
             //WITH_EN check
             d = 1;
             check_result();
             en = 1;
             check_result();
             en = 0;
             check_result();
             rst = 1;
             check_result();
             rst = 0;
             $display("*** errors: %0d, success: %0d ***", error_count, correct_count);
             $stop;
         end
         task check_result();
             @(negedge clk);
if(q != q_exp) begin
                 error_count = error_count +1;
                 $display ("*** ERROR! D = %9d,en = %8d, rst = %8d, q = %8d ***", d, en, rst, q);
             else
                  correct_count = correct_count +1;
         endtask
     endmodule
```

4. Do file (changing vsim instance name and coverage save to the testbench to simulate):


```
vlib work
vlog DFF.v DFF_tb.sv +cover -covercells
vsim -voptargs=+acc work.DFF_tb2 -cover
add wave *
coverage save 3_ALU_tb2.ucdb -onexit -du work.dff
run -all
```

5. Qesta sim wave snippets (First TB):



```
# *** errors: 0, success: 5 ***
# ** Note: $stop : DFF_tb.sv(53)
# Time: 10 ns Iteration: 1 Instance: /DFF_tb1
# Break in Module DFF_tb1 at DFF_tb.sv line 53
```

5. Qesta sim wave snippets (Second TB):



```
# *** errors: 0, success: 5 ***
# ** Note: $stop : DFF_tb.sv(120)
# Time: 10 ns Iteration: 1 Instance: /DFF_tb2
# Break in Module DFF_tb2 at DFF_tb.sv line 120
```

6. Statement coverage report :

31 V Statement Coverage:											
32 Enabled Coverage Bins	Hits	Misses Coverage									
33 34 Statements 4	4	0 100.00%									
35											
36 ====================================											
37 38 V Statement Coverage for instance /\work.dff											
39											
40 Line Item	Count	Source									
41 42 × File DFF.v											
43 1		module dff(clk, rst, d, q, en);									
44 45 2		parameter USE_EN = 1;									
46 47 3		input clk, rst, d, en;									
48 49 4		output reg q;									
50 51 5											
52											
53 6 1 54	10	always @(posedge clk) begin									
55 7 56		if (rst)									
57 8 1	4	q <= θ;									
58 59 9		else									
60 61 10		if(USE_EN) begin									
62 63 11		if (en)									
64 65 12 1	1	q <= d;									
66 67 13		end									
68 69 14		else									
70 71 15 1 72	3	q <= d;									

7. Branch coverage report :

7 8 9	Branch Coverage: Enabled Coverage	Bins	Hits	Misses	Coverage					
10	Branches	4	4	0	100.00%					
11 12 13	=============	=====Branch D	etails====	======						
14 15	Branch Coverage for instance /\work.dff									
16	Line Item		Count	Source						
17										
18	File DFF.v									
19		IF B								
20	7				coming in to IF					
21	7 1		4	1†	(rst)					
22 23 24	11 1		1		if (en)					
25 26	9 1		3	All Fa els	lse Count e					
27 28	Branch totals: 4 hits	of 4 branches = 10	0.00%							

8. Toggle coverage report:

```
∨ Toggle Coverage:

       Enabled Coverage
                                        Hits
                               Bins
                                              Misses Coverage
                                 10
                                         10
       Toggles
                                                  0
                                                      100.00%
    81 \sim Toggle Coverage for instance /\work.dff ---
                                         Node
                                                 1H->0L
                                                           0L->1H "Coverage"
                                                   2
                                          c1k
                                                               2
                                                                     100.00
                                                               2
                                                                     100.00
                                            d
                                                                     100.00
                                           en
                                                                     100.00
                                           q
                                                     2
                                                                     100.00
    Total Node Count
    Toggled Node Count =
    Untoggled Node Count =
    Toggle Coverage
                          100.00% (10 of 10 bins)
    Total Coverage By Instance (filtered view): 100.00%
```