Yousef Ahmed Mohamed

Verification Project

FIFO

OVERVIEW

The synchronous FIFO (First-In, First-Out) buffer is designed to store and release data sequentially, ensuring that the first data written is the first read out. It acts as a rate buffer between modules operating in the same clock domain.

while adhering strictly to the FIFO principle.

Key Design Features

The FIFO design includes essential control and status mechanisms to ensure reliable operation:

- Write/Read Pointers: Manage data flow and track read/write positions with automatic wraparound for continuous operation.
- Status Flags: Full, Empty, Almost Full, and Almost Empty indicators provide real-time buffer state awareness.
- Error Handling: Overflow and Underflow flags detect invalid write or read operations, preventing data corruption.
- These features collectively enable smooth, ordered, and efficient data transfer within synchronous systems.

VERIFIVATION OVERVIEW

The FIFO verification environment is organized modularly to separate stimulus generation, coverage collection, and checking. It follows a transaction-based testbench structure, ensuring scalability and clarity.

Top Module:

 Generates clock signal, instantiates the interface, connects it to the DUT, testbench, and monitor, and manages simulation flow and coverage saving.

• Interface:

 Serves as the communication bridge between the DUT and testbench, containing all input/output signals.

• Testbench:

 Applies randomized stimulus to the DUT through the interface using the FIFO_transaction class with constrained random distributions. It coordinates the test sequence (reset → randomize → drive → complete) and signals test completion through the test_finished flag defined in shared_pkg.

Monitor:

 Samples the interface each cycle, captures transactions, collects coverage, and checks DUT outputs via the scoreboard. It runs coverage and checking in parallel and prints error logs then ends simulation when test_finished is asserted.

VERIFIVATION OVERVIEW

• Transaction Class:

 Stores DUT signals, defines reset and enable constraints, and generates randomized input patterns for functional verification.

Coverage Class:

- Uses a covergroup to record cross coverage between: wr_en, rd_en and FIFO status signals
- Ensures all possible write/read and state combinations are tested.
- Samples coverage data using the sample_data() method.

Scoreboard class:

- Implements a reference model that predicts expected FIFO outputs.
- o Compares DUT outputs against the reference model:
- 1) Increments correct_count on a match and Increments error_count and prints details on mismatch.

Assertions (inside DUT)

- Enabled only in simulation using ifdef SIM.
- Verify main design rules:
- 1) Reset clears all pointers and counters.
- o 2) wr_ack asserted only on valid writes.
- o 3) overflow occurs only when writing while full.
- o 4) underflow occurs only when reading while empty.
- 5) Status flags (full, empty, almostfull, almostempty) reflect correct count.
- o 6) Pointer wraparound functions correctly.
- Provide additional assertion coverage during simulation.

- 1. Incomplete Reset Implementation in write and read logic.
 - o Before:

```
always @(posedge intrf.clk or negedge intrf.rst_n) begin
   if (!intrf.rst_n) begin
      wr_ptr <= 0;
end</pre>
```

```
always @(posedge intrf.clk or negedge intrf.rst_n) begin
   if (!intrf.rst_n) begin
     rd_ptr <= 0;
end</pre>
```

o After:

```
always @(posedge intrf.clk or negedge intrf.rst_n) begin
   if (!intrf.rst_n) begin
      wr_ptr <= 0;
      intrf.overflow <= 0; //<<<<<
      intrf.wr_ack <= 0; //<<<<<e>end
```

```
always @(posedge intrf.clk or negedge intrf.rst_n) begin
   if (!intrf.rst_n) begin
      rd_ptr <= 0;
      intrf.underflow <= 0; //<<<<<
end</pre>
```

data_out signal doesnt have to be reset.

- 2. Read and write pointers are not safely wrapped arround.
 - o Before:

```
else if (intrf.wr_en && count < intrf.FIFO_DEPTH) begin
    mem[wr_ptr] <= intrf.data_in;
    intrf.wr_ack <= 1;
    intrf.overflow <= 0;
end</pre>
```

```
else if (intrf.rd_en && count != 0) begin
   intrf.data_out <= mem[rd_ptr];
   intrf.underflow <= 0;
end</pre>
```

After:

```
else if (intrf.wr_en && count < intrf.FIFO_DEPTH) begin
    mem[wr_ptr] <= intrf.data_in;
    intrf.wr_ack <= 1;
    wr_ptr <= (wr_ptr == intrf.FIFO_DEPTH-1)? 0: wr_ptr + 1; //<<<<<
    intrf.overflow <= 0;
end</pre>
```

```
else if (intrf.rd_en && count != 0) begin
  intrf.data_out <= mem[rd_ptr];
  rd_ptr = (rd_ptr == intrf.FIFO_DEPTH-1)? 0: rd_ptr + 1; //<<<<<
  intrf.underflow <= 0;
end</pre>
```

- 3. Underflow logic should be sequenctial in read logic, not combinational.
 - o Before:

```
assign underflow = (empty && rd_en)? 1 : 0;
```

After:

```
else
    if(intrf.rd_en && count == 0)
        intrf.underflow <= 1; //<<<<
        else
        intrf.underflow <= 0; //<<<<</pre>
```

- 4. The code doesn't handle read and write operations in the same cycle.
 - o Before:

```
always @(posedge clk or negedge rst_n) begin
   if (!rst_n) begin
      count <= 0;
end
else begin
   if (({wr_en, rd_en} == 2'b10) && !full)
      count <= count + 1;
   else if (({wr_en, rd_en} == 2'b01) && !empty)
      count <= count - 1;
end
end</pre>
```

After:

```
else begin
  if (({intrf.wr_en, intrf.rd_en} == 2'b10) && !intrf.full)
     count <= count + 1;
  else if ( ({intrf.wr_en, intrf.rd_en} == 2'b01) && !intrf.empty)
     count <= count - 1;

else if ( ({intrf.wr_en, intrf.rd_en} == 2'b11) && intrf.empty) //<<<cccccount <= count + 1;
  else if ( ({intrf.wr_en, intrf.rd_en} == 2'b11) && intrf.full) //<<ccccccount <= count - 1;
  end</pre>
```

5. Incorrect almostfull logic:

o Before:

```
assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
```

o After:

```
assign intrf.almostfull = (count == intrf.FIFO_DEPTH-1)? 1 : 0;
```

FULL DESIGN BEFORE DEBUGGING

```
module FIFO(data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull,
            almostempty, wr_ack, overflow, underflow, data_out);
parameter FIFO_WIDTH = 16;
parameter FIFO DEPTH = 8;
input [FIFO_WIDTH-1:0] data_in;
input clk, rst_n, wr_en, rd_en;
output reg [FIFO_WIDTH-1:0] data_out;
output reg wr_ack, overflow;
output full, empty, almostfull, almostempty, underflow;
localparam max fifo addr = $clog2(FIFO DEPTH);
reg [FIFO WIDTH-1:0] mem [FIFO DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count;
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        wr ptr <= 0;
    end
    else if (wr_en && count < FIFO_DEPTH) begin
        mem[wr_ptr] <= data_in;</pre>
        wr_ack <= 1;
        wr_ptr <= wr_ptr + 1;
    end
    else begin
        wr_ack <= 0;
        if (full & wr_en)
            overflow <= 1;
        else
            overflow <= 0;
    end
end
```

FULL DESIGN BEFORE DEBUGGING

```
always @(posedge clk or negedge rst n) begin
    if (!rst n) begin
        rd_ptr <= 0;
    end
    else if (rd en && count != 0) begin
        data out <= mem[rd ptr];</pre>
        rd ptr <= rd ptr + 1;
    end
end
always @(posedge clk or negedge rst_n) begin
    if (!rst n) begin
        count <= 0;
    end
    else begin
            ( ({wr_en, rd_en} == 2'b10) && !full)
            count <= count + 1;</pre>
        else if ( ({wr_en, rd_en} == 2'b01) && !empty)
            count <= count - 1;
    end
end
assign full = (count == FIFO DEPTH)? 1 : 0;
assign empty = (count == 0)? 1 : 0;
assign underflow = (empty && rd en)? 1 : 0;
assign almostfull = (count == FIFO DEPTH-2)? 1 : 0;
assign almostempty = (count == 1)? 1 : 0;
endmodule
```

FULL DESIGN AFTER DEBUGGING

```
module FIFO (FIFO_if intrf);
localparam max fifo addr = $clog2(intrf.FIFO DEPTH);
reg [intrf.FIF0_WIDTH-1:0] mem [intrf.FIF0_DEPTH-1:0];
reg [max fifo addr-1:0] wr ptr, rd ptr;
reg [max_fifo_addr:0] count;
always @(posedge intrf.clk or negedge intrf.rst_n) begin
    if (!intrf.rst_n) begin
        wr ptr <= 0;
        intrf.overflow <= 0; //<<<<<<</pre>
        intrf.wr ack <= 0; //<<<<<
    end
    else if (intrf.wr_en && count < intrf.FIFO_DEPTH) begin</pre>
        mem[wr_ptr] <= intrf.data_in;</pre>
        intrf.wr ack <= 1;</pre>
        wr_ptr <= (wr_ptr == intrf.FIF0_DEPTH-1)? 0: wr_ptr + 1; //<<<<<</pre>
        intrf.overflow <= 0;</pre>
    end
    else begin
        intrf.wr ack <= 0;
        if (intrf.full && intrf.wr en)
             intrf.overflow <= 1;</pre>
        else
             intrf.overflow <= 0;
    end
end
```

FULL DESIGN AFTER DEBUGGING

```
always @(posedge intrf.clk or negedge intrf.rst_n) begin
    if (!intrf.rst_n) begin
        rd ptr <= 0;
        intrf.underflow <= 0; //<<<<<<</pre>
    else if (intrf.rd en && count != 0) begin
        intrf.data_out <= mem[rd_ptr];</pre>
        rd ptr = (rd ptr == intrf.FIFO DEPTH-1)? 0: rd ptr + 1; //<<<<
        intrf.underflow <= 0;
    end
    else
        if(intrf.rd en && count == 0)
            intrf.underflow <= 1; //<<<<<</pre>
        else
            intrf.underflow <= 0; //<<<<<<</pre>
end
always @(posedge intrf.clk or negedge intrf.rst_n) begin
    if (!intrf.rst_n) begin
        count <= 0;
    end
    else begin
        if (({intrf.wr_en, intrf.rd_en} == 2'b10) && !intrf.full)
            count <= count + 1;</pre>
        else if ( ({intrf.wr en, intrf.rd en} == 2'b01) && !intrf.empty)
            count <= count - 1;
        else if ( ({intrf.wr_en, intrf.rd_en} == 2'b11) && intrf.empty) //<<<<<<</pre>
            count <= count + 1;</pre>
        else if ( ({intrf.wr_en, intrf.rd_en} == 2'b11) && intrf.full) //<<<<<<</pre>
            count <= count - 1;
    end
end
assign intrf.full = (count == intrf.FIFO_DEPTH)? 1 : 0;
assign intrf.empty = (count == 0)? 1 : 0;
assign intrf.almostfull = (count == intrf.FIFO_DEPTH-1)? 1 : 0;
assign intrf.almostempty = (count == 1)? 1 : 0;
```

ASSERTIONS (IN SAME DESIGN FILE)

```
always comb begin
   if (!intrf.rst n)
        a_rst: assert final (rd_ptr == 0 && wr_ptr == 0 && count == 0);
end
property full p1;
   @(posedge intrf.clk) disable iff(!intrf.rst n)
    (count == intrf.FIFO_DEPTH) |-> (intrf.full);
endproperty
property full_p2;
   @(posedge intrf.clk) disable iff(!intrf.rst_n)
    (count != intrf.FIFO_DEPTH) |-> (!intrf.full);
endproperty
property wr ack p1;
   @(posedge intrf.clk) disable iff(!intrf.rst n)
    (intrf.wr_en && !intrf.full) |-> ##1 (intrf.wr_ack);
endproperty
property wr ack p2;
   @(posedge intrf.clk) disable iff(!intrf.rst n)
    !(intrf.wr_en && !intrf.full) |-> ##1 (!intrf.wr_ack);
endproperty
property overflow p1;
   @(posedge intrf.clk) disable iff(!intrf.rst_n)
    (intrf.wr en && intrf.full) |-> ##1 (intrf.overflow);
endproperty
property overflow p2;
   @(posedge intrf.clk) disable iff(!intrf.rst n)
    !(intrf.wr_en && intrf.full) |-> ##1 (!intrf.overflow);
endproperty
property empty p1;
   @(posedge intrf.clk) disable iff(!intrf.rst_n)
    (count == 0) |-> (intrf.empty);
endproperty
property empty_p2;
   @(posedge intrf.clk) disable iff(!intrf.rst_n)
    (count != 0) |-> (!intrf.empty);
endproperty
```

ASSERTIONS (IN SAME DESIGN FILE)

```
property almostempty p1;
    @(posedge intrf.clk) disable iff(!intrf.rst_n)
    (count == 1) |-> (intrf.almostempty);
endproperty
property almostempty_p2;
    @(posedge intrf.clk) disable iff(!intrf.rst n)
    (count != 1) |-> (!intrf.almostempty);
endproperty
property underflow_p1;
    @(posedge intrf.clk) disable iff(!intrf.rst_n)
    (intrf.rd_en && intrf.empty) |-> ##1 (intrf.underflow);
endproperty
property underflow_p2;
    @(posedge intrf.clk) disable iff(!intrf.rst_n)
    !(intrf.rd_en && intrf.empty) |-> ##1 (!intrf.underflow);
endproperty
property almostfull_p1;
    @(posedge intrf.clk) disable iff(!intrf.rst_n)
    (count == intrf.FIFO_DEPTH-1) |-> (intrf.almostfull);
endproperty
property almostfull p2;
    @(posedge intrf.clk) disable iff(!intrf.rst_n)
    (count != intrf.FIFO_DEPTH-1) |-> (!intrf.almostfull);
endproperty
property wr_p_wrap;
    @(posedge intrf.clk) disable iff(!intrf.rst n)
    (intrf.wr en && !intrf.full && wr ptr == intrf.FIFO DEPTH-1) |-> ##1 (wr ptr ==0);
endproperty
property rd_p_wrap;
    @(posedge intrf.clk) disable iff(!intrf.rst_n)
    (intrf.rd_en && !intrf.empty && rd_ptr == intrf.FIFO_DEPTH-1) |-> ##1 (rd_ptr ==0);
endproperty
property count wrap;
    @(posedge intrf.clk)
    ($past(count) == intrf.FIFO_DEPTH && intrf.rst_n == 0) |-> (count ==0);
endproperty
property wr_threshold;
    @(posedge intrf.clk) disable iff(!intrf.rst_n)
    (wr_ptr < intrf.FIFO_DEPTH);
endproperty
```

ASSERTIONS (IN SAME DESIGN FILE)

```
property rd threshold;
        @(posedge intrf.clk) disable iff(!intrf.rst n)
        (rd_ptr < intrf.FIFO_DEPTH);
    endproperty
    property count_threshold;
        @(posedge intrf.clk) disable iff(!intrf.rst_n)
        (count < intrf.FIFO DEPTH+1);
    endproperty
    ifdef SIM
        full a1:
                     assert property(full p1);
        full a2:
                     assert property(full_p2);
        wr_ack_a1: assert property(wr_ack_p1);
wr_ack_a2: assert property(wr_ack_p2);
        overflow_a1: assert property(overflow_p1);
        overflow_a2: assert property(overflow_p2);
        empty_a1: assert property(empty_p1);
empty_a2: assert property(empty_p2);
        underflow a1: assert property(underflow p1);
        underflow_a2: assert property(underflow_p2);
        almostempty_a1: assert property(almostempty_p1);
        almostempty_a2: assert property(almostempty p2);
        almostfull_a1: assert property(almostfull_p1);
        almostfull_a2: assert property(almostfull_p2);
        wr_p_wrap_a: assert property(wr_p_wrap);
        rd_p_wrap_a: assert property(rd_p_wrap);
        count_wrap_a: assert property(count_wrap);
        wr_p_threshold_a: assert property(wr_threshold);
        rd_p_threshold_a: assert property(rd_threshold);
        count_threshold_a: assert property(count_threshold);
    endif
        full_c1:     cover property(full_p1);
full_c2:     cover property(full_p2);
wr_ack_c1:     cover property(wr_ack_p1);
wr_ack_c2:     cover property(wr_ack_p2);
        overflow_c1: cover property(overflow_p1);
        overflow_c2: cover property(overflow_p2);
        underflow_c1: cover property(underflow_p1);
        underflow_c2: cover property(underflow_p2);
        almostempty_c1: cover property(almostempty_p1);
        almostempty_c2: cover property(almostempty_p2);
        almostfull_c1: cover property(almostfull_p1);
        almostfull_c2: cover property(almostfull_p2);
        wr_p_wrap_c: cover property(wr_p_wrap);
        rd_p_wrap_c: cover property(rd_p_wrap);
        count_wrap_c: cover property(count_wrap);
        wr_p_threshold_c: cover property(wr_threshold);
        rd_p_threshold_c: cover property(rd_threshold);
        count_threshold_c: cover property(count_threshold);
endmodule
```

VERIFICATION PLAN

| Functionality Check | Functional Coverage | Stimulus Generation | Requirement | Label | | |
|---|---|---|--|-----------------------------|---|--|
| Assertions and scoreboard confirm all outputs reset .correctly | - | Reset is randomly asserted and deasserted during simulation while other signals are .randomized | When reset is asserted, all FIFO pointers, data, and flags must return to default values regardless of previous .random state | Reset Behavior | 1 | |
| Scoreboard ensures the written data is correctly captured in the reference .model | Cross coverage of wr_en and rd_en with .wr_ack states | wr_en, data_in, and rd_en are randomized with constraints to favor legal operations while occasionally testing boundary .conditions | A valid write should occur only when the .FIFO is not full | Write Operation | 2 | |
| Scoreboard compares DUT data_out against the expected output from the .reference model | - | rd_en and wr_en are randomized each cycle with legal and .illegal combinations | A read should occur only when the FIFO has valid data (i.e., not .(empty | e FIFO has Operation | | |
| Assertions verify the flags toggle precisely at the defined depth .boundaries | Cross cover bins for wr_en and wr_en with full/ empty/almost full/almostem .pty | Random writes/reads continuously change FIFO depth .from 0 to max | Flags must accurately reflect FIFO occupancy across all random depth .changes | Full / Empty Flags | 4 | |
| Assertions check the overflow/underflo w flags match the corresponding .illegal conditions | Cover bins for overflow/ underflow with wr_en and rd_en .occurrences | erflow/ derflow th wr_en drd_en occasionally forces writes on a full FIFO (Overflow) or reads on an empty FIFO assert the proper error .flags Underflow .flags | | | | |

SHARED PACKAGE

```
package shared_pkg;
  bit test_finished;

event trigg;

int count_ref;
  integer data_out_error_count, data_out_correct_count;
  integer full_error_count, full_correct_count;
  integer almostfull_error_count, almostfull_correct_count;
  integer empty_error_count, empty_correct_count;
  integer almostempty_error_count, almostempty_correct_count;
  integer wr_ack_error_count, wr_ack_correct_count;
  integer overflow_error_count, overflow_correct_count;
  integer underflow_error_count, underflow_correct_count;
endpackage
```

INTERFACE

```
interface FIFO_if(input clk);
    parameter FIFO_WIDTH = 16;
    parameter FIFO_DEPTH = 8;
                             data_in;
    logic [FIFO WIDTH-1:0]
    logic
                             rst_n;
    logic
                             wr_en;
    logic
                             rd en;
    logic [FIFO_WIDTH-1:0]
                             data_out;
    logic
                             wr_ack;
    logic
                             overflow;
    logic
                             full;
    logic
                             empty;
    logic
                             almostfull;
    logic
                             almostempty;
    logic
                             underflow;
endinterface
```

TRANSACTION PACKAGE

```
package transaction_pkg;
    parameter FIFO WIDTH = 16;
    parameter FIFO_DEPTH = 8;
    class FIFO_transaction;
        rand logic [FIFO_WIDTH-1:0] data_in;
        rand logic wr_en;
        rand logic rd_en;
        rand logic rst_n;
        logic [FIFO_WIDTH-1:0] data_out;
        logic full;
        logic almostfull;
        logic empty;
        logic almostempty;
        logic overflow;
        logic underflow;
        logic wr_ack;
        int RD_EN_ON_DIST;
        int WR EN ON DIST;
        function new(int RD_EN_ON_DIST = 30, int WR_EN_ON_DIST = 70);
            this.RD_EN_ON_DIST = RD_EN_ON_DIST;
            this.WR_EN_ON_DIST = WR_EN_ON_DIST;
        endfunction
        constraint reset_c {rst_n dist {0 := 1, 1 := 9};}
        constraint wr en c {wr en dist {1 := WR EN ON DIST, 0 := (100 - WR EN ON DIST)};}
        constraint rd_en_c {rd_en dist {1 := RD_EN_ON_DIST, 0 := (100 - RD_EN_ON_DIST)};}
    endclass
endpackage
```

SCOREBOARD PACKAGE

```
package scoreboard_pkg;
   import shared_pkg::";
    import transaction_pkg::*;
   class FIFO_scoreboard;
       parameter FIFO_WIDTH = 16;
       parameter FIFO_DEPTH = 8;
       logic [FIFO_WIDTH-1:0] data_out_ref;
        logic full_ref;
       logic almostfull ref;
       logic empty_ref;
        logic almostempty ref;
        logic overflow_ref;
        logic underflow_ref;
       logic wr_ack_ref;
       logic [FIFO_WIDTH - 1:0] mem_ref [$];
        function void check_data(FIFO_transaction F_txn);
           reference_model(F_txn);
           if(F txn.data out != data out ref) begin
                $display("%t ERROR: data_out: %h, Expected: %h", $time(), F_txn.data_out, data_out_ref);
                data_out_error_count++;
           else data_out_correct_count++;
           if(F txn.full != full ref) begin
                $display("%t ERROR: full = %h Expected: %h", $time(), F_txn.full, full_ref);
                full_error_count++;
           else full_correct_count++;
           if(F txn.almostfull != almostfull ref) begin
                $display("%t ERROR: almostfull = %h, Expected = %h", $time(), F_txn.almostfull, almostfull_ref);
                almostfull_error_count++;
           else almostfull_correct_count++;
           if(F_txn.empty != empty_ref) begin
                $display("%t ERROR: empty = %h, Expected = %h", $time(), F_txn.empty, empty_ref);
                empty_error_count++;
           else empty_correct_count++;
           if(F_txn.almostempty != almostempty_ref) begin
                $display("%t ERROR: almostempty = %h, Expected = %h", $time(), F_txn.almostempty, almostempty_ref);
                almostempty_error_count++;
           else almostempty_correct_count++;
```

SCOREBOARD PACKAGE

```
if(F_txn.overflow != overflow_ref) begin
       $display("%t ERROR: overflow = %h, Expected = %h", $time(), F_txn.overflow, overflow_ref);
       overflow_error_count++;
   end
   else overflow_correct_count++;
   if(F_txn.underflow != underflow_ref) begin
       $display("%t ERROR: underflow = %h, Expected = %h", $time(), F_txn.underflow, underflow_ref);
       underflow error count++;
   else underflow_correct_count++;
   if(F_txn.wr_ack != wr_ack_ref) begin
       $display("%t ERROR: wr_ack = %h, Expected = %h", $time(), F_txn.wr_ack, wr_ack_ref);
       wr_ack_error_count++;
   else wr_ack_correct_count++;
endfunction
function void reference model(FIFO transaction F txn);
   if(!F_txn.rst_n) begin
       full_ref = 0;
       almostfull_ref = 0;
       empty_ref = 1;
       almostempty_ref = 0;
       overflow_ref = 0;
       underflow_ref = 0;
       wr_ack_ref = 0;
       count_ref = 0;
       mem_ref.delete();
   end
   else begin
       //write
       if(F_txn.wr_en && !full_ref) begin
           mem_ref.push_back(F_txn.data_in);
           wr_ack_ref = 1;
       end
       else wr_ack_ref = 0;
       //read
       if(F_txn.rd_en && !empty_ref)
           data_out_ref = mem_ref.pop_front();
```

SCOREBOARD PACKAGE

```
//overflow and underflow
                if(full_ref && F_txn.wr_en) overflow_ref = 1;
                else overflow_ref = 0;
                if(empty_ref && F_txn.rd_en) underflow_ref = 1;
                else underflow_ref = 0;
                //counter
                if(F_txn.wr_en && !full_ref)
                    count_ref++;
                if(F_txn.rd_en && !empty_ref)
                    count_ref--;
                //full/empty
                if(count_ref == FIFO_DEPTH) full_ref = 1;
                else full_ref = 0;
                if(count_ref == 0) empty_ref = 1;
                else empty_ref = 0;
                if(count_ref == FIFO_DEPTH-1) almostfull_ref = 1;
                else almostfull_ref = 0;
                if(count ref == 1) almostempty ref = 1;
                else almostempty ref = 0;
            end
        endfunction
    endclass
endpackage
```

COVERAGE PACKAGE

```
package coverage pkg;
import transaction pkg::*;
    class FIFO coverage;
        FIFO transaction F cvg txn;
        covergroup FIFO cvg;
            cp_wr_en: coverpoint F_cvg_txn.wr_en;
            cp rd en: coverpoint F cvg txn.rd en;
            cp full: coverpoint F cvg txn.full;
            cp_empty: coverpoint F_cvg_txn.empty;
            cp_almostempty: coverpoint F_cvg_txn.almostempty;
            cp almostfull: coverpoint F cvg txn.almostfull;
            cp overflow: coverpoint F cvg txn.overflow;
            cp_underflow: coverpoint F_cvg_txn.underflow;
            cp_wr_ack: coverpoint F_cvg_txn.wr_ack;
            c1: cross cp wr en, cp rd en, cp full{
                ignore_bins b1_full = binsof(cp_wr_en) intersect {1}
                && binsof(cp_rd_en) intersect {1}
                && binsof(cp_full) intersect {1};
                ignore_bins b2_full = binsof(cp_wr_en) intersect {0}
                && binsof(cp_rd_en) intersect {1}
                && binsof(cp full) intersect {1};
            c2: cross cp_wr_en, cp_rd_en, cp_empty;
            c3: cross cp_wr_en, cp_rd_en, cp_almostfull;
            c4: cross cp_wr_en, cp_rd_en, cp_almostempty;
            c5: cross cp_wr_en, cp_rd_en, cp_overflow{
                ignore_bins b1_overflow = binsof(cp_wr_en) intersect {0}
                && binsof(cp_rd_en) intersect {1}
                && binsof(cp_overflow) intersect {1};
                ignore bins b2 overflow = binsof(cp wr en) intersect {0}
                && binsof(cp_rd_en) intersect {0}
                && binsof(cp_overflow) intersect {1};
            c6: cross cp_wr_en, cp_rd_en, cp_underflow{
                ignore bins b1 underflow = binsof(cp wr en) intersect {1}
                && binsof(cp_rd_en) intersect {0}
                && binsof(cp_underflow) intersect {1};
                ignore_bins b2_underflow = binsof(cp_wr_en) intersect {0}
                && binsof(cp_rd_en) intersect {0}
                && binsof(cp_underflow) intersect {1};
```

COVERAGE PACKAGE

```
c7: cross cp_wr_en, cp_rd_en, cp_wr_ack{
                ignore bins b1 full = binsof(cp wr en) intersect {0}
               && binsof(cp_wr_ack) intersect {1}
               && binsof(cp_wr_ack) intersect {1};
               ignore_bins b2_full = binsof(cp_wr_en) intersect {0}
               && binsof(cp_wr_ack) intersect {0}
               && binsof(cp_wr_ack) intersect {1};
       endgroup
       function void sample data(FIFO_transaction F_txn);
            F cvg txn = F txn;
            FIFO_cvg.sample();
       endfunction
       function new();
            FIFO_cvg = new();
        endfunction
   endclass
endpackage
```

MONITOR PACKAGE

```
import transaction pkg::*;
import coverage pkg::*;
import scoreboard pkg::*;
import shared pkg::*;
module FIFO monitor(FIFO if intrf);
    FIFO transaction trans;
    FIFO coverage cov;
    FIFO scoreboard score;
    initial begin
        trans = new();
        cov = new();
        score = new();
        forever begin
            wait(trigg.triggered);
            @(negedge intrf.clk)
            trans.data in = intrf.data in;
            trans.rst n = intrf.rst n;
            trans.wr en = intrf.wr en;
            trans.rd en = intrf.rd en;
            trans.data out = intrf.data out;
            trans.wr_ack = intrf.wr_ack;
            trans.overflow = intrf.overflow;
            trans.full = intrf.full;
            trans.empty = intrf.empty;
            trans.almostfull = intrf.almostfull;
            trans.almostempty = intrf.almostempty;
            trans.underflow = intrf.underflow;
            fork
                begin
                    cov.sample_data(trans);
                end
                begin
                    score.check data(trans);
                end
            join
```

MONITOR

```
if(test finished) begin
             $display("========DATA OUT=========");
             $display("==== Error count: %0d", data_out_error_count);
             $display("==== Correct count: %0d", data_out_correct_count);
             $display("=========");
             $display("==== Error count: % ", full_error_count);
             $display("==== Correct count: %0d", full_correct_count);
             $display("============");
             $display("==== Error count: %0d", almostfull error count);
             $display("==== Correct count: %0d", almostfull_correct_count);
             $display("============");
             $display("==== Error count: %0d", empty_error_count);
             $display("==== Correct count: %0d", empty_correct_count);
             $display("============");
             $display("==== Error count: %0d", almostempty_error_count);
             $display("==== Correct count: %@d", almostempty correct count);
             $display("==========");
             $display("==== Error count: %0d", overflow_error_count);
             $display("==== Correct count: %0d", overflow_correct_count);
             $display("=========");
             $display("==== Error count: %0d", underflow_error_count);
             $display("==== Correct count: %0d", underflow_correct_count);
             $display("=============");
             $display("==== Error count: %0d", wr_ack_error_count);
             $display("==== Correct count: %0d", wr_ack_correct_count);
          end
      end
   end
endmodule
```

TESTBENCH

```
import transaction pkg::*;
import shared_pkg::*;
module FIFO TB (FIFO if intrf);
    FIFO transaction trans;
    initial begin
        data_out_error_count = 0;
        data_out_correct_count = 0;
        full error count = 0;
        full correct count = 0;
        almostfull error count = 0;
        almostfull_correct_count = 0;
        empty_error_count = 0;
        empty_correct_count = 0;
        almostempty_error_count = 0;
        almostempty_correct_count = 0;
        overflow_error_count = 0;
        overflow_correct_count = 0;
        underflow_error_count = 0;
        underflow correct count = 0;
        wr_ack_error_count = 0;
        wr_ack_correct_count = 0;
        trans = new();
        intrf.data in = 0;
        intrf.wr_en = 0;
        intrf.rd_en = 0;
        //reset test
        intrf.rst n = 0;
        #0; -> trigg;
        @(negedge intrf.clk);
        intrf.rst n = 1;
        //random test
        repeat(100000) begin
            assert(trans.randomize());
            intrf.data_in = trans.data_in;
            intrf.wr_en = trans.wr_en;
            intrf.rd_en = trans.rd_en;
            intrf.rst_n = trans.rst_n;
            #0; -> trigg;
            @(negedge intrf.clk);
        test_finished = 1;
        #0; -> trigg;
    end
endmodule
```

TOP MODULE

```
module FIFO_top();

bit clk;
always #1 clk = ~clk;

FIFO_if intrf(clk);
FIFO dut(intrf);
FIFO_TB TB(intrf);
FIFO_monitor mon(intrf);
endmodule
```

SOURCE FILE LIST

```
FIFO_pkg.sv

FIFO_transaction.sv

FIFO_coverage.sv

FIFO_scoreboard.sv

FIFO.sv

FIFO_monitor.sv

FIFO_tb.sv


top.sv


FIFO_if.sv
```

DO FILE

```
vdel -all
vlib work
vlog +define+SIM -f src_files.list +cover -covercells
vsim -voptargs=+acc work.FIFO_top -cover
coverage save cov.ucdb -onexit
add wave *
add wave -position insertpoint sim:/FIFO_top/intrf/*
add wave -position insertpoint sim:/FIFO_top/dut/*
add wave -position insertpoint sim:/FIFO_top/dut.mem
run 0
run -all
```

QUESTASIM





QUESTASIM

```
# =========DATA OUT==========
# ==== Error count: 0
==== Correct count: 100002
 # ==== Error count: 0
# ==== Correct count: 100002
========ALMOST FULL=========
# ==== Error count: 0
# ==== Correct count: 100002
========EMPTY===========
# ==== Error count: 0
# ==== Correct count: 100002
==== Error count: 0
==== Correct count: 100002
=========OVERFLOW============
# ==== Error count: 0
# ==== Correct count: 100002
# ===========UNDERFLOW============
# ==== Error count: 0
# ==== Correct count: 100002
# ==== Error count: 0
# ==== Correct count: 100002
# ** Note: $stop : FIFO_monitor.sv(67)
  Time: 200004 ns Iteration: 1 Instance: /FIFO_top/mon
# Break in Module FIFO monitor at FIFO monitor.sv line 67
```

FUNCTIONAL COVERAGE

| ergroup Coverage: | | | | |
|---------------------|----|----|----|---------|
| Covergroups | 1 | na | na | 100.00% |
| Coverpoints/Crosses | 16 | na | na | na |
| Covergroup Bins | 66 | 66 | 0 | 100.00% |

CODE COVERAGE

Branch coverage:

Statement coverage:

• Toggle coverage:

```
        Toggle Coverage:
        Enabled Coverage
        Bins
        Hits
        Misses
        Coverage

        Toggles
        20
        20
        0
        100.00%

        Toggle Coverage for instance /FIFO_top/dut --
```

ASSERTION RESULTS

| ASSERTION RESULTS | : | | | |
|--|--|-------|------------------|---------------------------------------|
| Name | File(Line) | 1 1 1 | Failure Count | Pass Count |
| /FIFO_top/dut/a_r /FIFO_top/dut/ful | | | 0 | 1 |
| | FIFO.sv(209) | | ø | 1 |
| /FIFO_top/dut/ful | l_a2 FIFO.sv(210) | | | 1 |
| /FIFO_top/dut/wr_ | | | 0 | * |
| | FIF0.sv(211) | | 0 | 1 |
| /FIFO_top/dut/wr_ | | | | |
| | FIF0.sv(212) | | 0 | 1 |
| /FIFO_top/dut/ove | 1 22 | | | |
| (5750) | FIF0.sv(213) | | 0 | 1 |
| /FIFO_top/dut/ove | | | 0 | 1 |
| /FIFO_top/dut/emp | FIFO.sv(214) | | 0 | 1 |
| ,, i, o_cop, adc, emp | FIF0.sv(215) | | ø | 1 |
| /FIFO_top/dut/emp | | | 3 0 | |
| | FIF0.sv(216) | | ø | 1 |
| /FIFO_top/dut/und | | | | |
| | FIF0.sv(217) | | Ø | 1 |
| /FIFO_top/dut/und | | | | |
| | FIF0.sv(218) | | Ø | 1 |
| /FIFO_top/dut/alm | | | 200 | 3 |
| /ETEO + / + /- 1 | FIFO.sv(219) | | 0 | 1 |
| /FIFO_top/dut/alm | | | 9 | 4 |
| /FIFO top/dut/alm | FIFO.sv(220) | | 0 | 1 |
| /1110_cop/duc/alm | FIFO.sv(221) | | ø | 1 |
| /FIFO_top/dut/alm | | | | 1 |
| | FIF0.sv(222) | | ø | 1 |
| /FIFO_top/dut/wr_ | | | | |
| | FIF0.sv(223) | | 0 | 1 |
| /FIFO_top/dut/rd_ | The state of the s | | | |
| | FIF0.sv(224) | | 0 | 1 |
| /FIFO_top/dut/cou | | | | |
| /FTF0 + / / / / / / / / / | FIFO.sv(225) | | 0 | 1 |
| /FIFO_top/dut/wr_ | | | | - |
| /FIFO_top/dut/rd_ | FIFO.sv(226) | | 0 | 1 |
| /TITO_cop/auc/ra_ | FIFO.sv(227) | | 0 | 1 |
| /FIFO_top/dut/cou | | | • | - |
| , . 1. s_esp, ade, esa | FIF0.sv(228) | | 0 | 1 |
| /FIFO_top/TB/#ubl | k#182146242#38/imm | ed39 | | · · · · · · · · · · · · · · · · · · · |
| | FIFO_tb.sv(39) | | 0 | 1 |
| | | | | |

ASSERTION COVERAGE

| Name | Design Unit | Design UnitType | Lang | File(Line) | Hits Status |
|---------------------------------|----------------|--------------------|------|--------------|---------------|
| /FIFO_top/dut/full_c1 | FIFO | Verilog | SVA | FIFO.sv(231) | 8979 Covered |
| /FIFO_top/dut/full_c2 | FIFO | Verilog | SVA | FIFO.sv(232) | 80808 Covered |
| /FIFO_top/dut/wr_ack_c1 | FIFO | Verilog | SVA | FIFO.sv(233) | 50677 Covered |
| /FIFO_top/dut/wr_ack_c2 | FIFO | Verilog | SVA | FIFO.sv(234) | 29919 Covered |
| /FIFO_top/dut/overflow_c1 | FIFO | Verilog | SVA | FIFO.sv(235) | 5650 Covered |
| /FIFO_top/dut/overflow_c2 | FIFO | Verilog | SVA | FIFO.sv(236) | 74946 Covered |
| /FIFO_top/dut/empty_c1 | FIFO | Verilog | SVA | FIFO.sv(237) | 14450 Covered |
| /FIFO_top/dut/empty_c2 | FIFO | Verilog | SVA | FIFO.sv(238) | 75337 Covered |
| /FIFO_top/dut/underflow_c1 | FIFO | Verilog | SVA | FIFO.sv(239) | 3860 Covered |
| /FIFO_top/dut/underflow_c2 | FIFO | Verilog | SVA | FIFO.sv(240) | 76736 Covered |
| /FIFO_top/dut/almostempty_c1 | FIFO | Verilog | SVA | FIFO.sv(241) | 16181 Covered |
| /FIFO_top/dut/almostempty_c2 | FIFO | Verilog | SVA | FIFO.sv(242) | 73606 Covered |
| /FIFO_top/dut/almostfull_c1 | FIFO | Verilog | SVA | FIF0.sv(243) | 7634 Covered |
| /FIFO_top/dut/almostfull_c2 | FIFO | Verilog | SVA | FIF0.sv(244) | 82153 Covered |
| /FIFO_top/dut/wr_p_wrap_c | FIFO | Verilog | SVA | FIFO.sv(245) | 3203 Covered |
| /FIFO_top/dut/rd_p_wrap_c | FIFO | Verilog | SVA | FIFO.sv(246) | 649 Covered |
| /FIFO_top/dut/count_wrap_c | FIFO | Verilog | SVA | FIFO.sv(247) | 924 Covered |
| /FIFO_top/dut/wr_p_threshold_c | FIFO | Verilog | SVA | FIFO.sv(248) | 89787 Covered |
| /FIFO_top/dut/rd_p_threshold_c | FIFO | Verilog | SVA | FIFO.sv(249) | 89787 Covered |
| /FIFO_top/dut/count_threshold_c | FIFO | Verilog | SVA | FIFO.sv(250) | 89787 Covered |