

يوسف أحمد محمد ابراهيم

Assignment 4

• Question 1:

1. RTL design:

```
1  module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
2  parameter INPUT_PRIORITY = "A";
3  parameter FULL_ADDER = "ON";
4  input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
5  input [2:0] opcode;
6  input signed [2:0] A, B;
7  output reg [15:0] leds;
8  output reg signed [5:0] out;
9
10 reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
11 reg signed [1:0] cin_reg;
12 reg [2:0] opcode_reg;
13 reg signed [2:0] A_reg, B_reg;
14
15 wire invalid_red_op, invalid_opcode, invalid;
16
17 //Invalid handling
18 assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
19 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
20 assign invalid = invalid_red_op | invalid_opcode;
21
22 //Registering input signals
23 always @(posedge clk or posedge rst) begin
24     if(rst) begin
25         cin_reg <= 0;
26         red_op_B_reg <= 0;
27         red_op_A_reg <= 0;
28         bypass_B_reg <= 0;
29         bypass_A_reg <= 0;
30         direction_reg <= 0;
31         serial_in_reg <= 0;
32         opcode_reg <= 0;
33         A_reg <= 0;
34         B_reg <= 0;
35     end else begin
36         cin_reg <= cin;
37         red_op_B_reg <= red_op_B;
38         red_op_A_reg <= red_op_A;
39         bypass_B_reg <= bypass_B;
40         bypass_A_reg <= bypass_A;
41         direction_reg <= direction;
42         serial_in_reg <= serial_in;
43         opcode_reg <= opcode;
44         A_reg <= A;
45         B_reg <= B;
46     end
47 end
```


1. RTL design:

```
48
49 //leds output blinking
50 always @(posedge clk or posedge rst) begin
51     if(rst) begin
52         leds <= 0;
53     end else begin
54         if (invalid)
55             leds <= ~leds;
56         else
57             leds <= 0;
58     end
59 end
60
61 //ALU output processing
62 always @(posedge clk or posedge rst) begin
63     if(rst) begin
64         out <= 0;
65     end
66     else begin
67         if (bypass_A_reg && bypass_B_reg)
68             out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
69         else if (bypass_A_reg)
70             out <= A_reg;
71         else if (bypass_B_reg)
72             out <= B_reg;
73         else if (invalid)
74             out <= 0;
75         else begin
76             case (opcode_reg)
77                 3'h0: begin
78                     if (red_op_A_reg && red_op_B_reg)
79                         out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg;
80                     else if (red_op_A_reg)
81                         out <= |A_reg;
82                     else if (red_op_B_reg)
83                         out <= |B_reg;
84                     else
85                         out <= A_reg | B_reg;
86                 end
87                 3'h1: begin
88                     if (red_op_A_reg && red_op_B_reg)
89                         out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
90                     else if (red_op_A_reg)
91                         out <= ^A_reg;
92                     else if (red_op_B_reg)
93                         out <= ^B_reg;
94                     else
95                         out <= A_reg ^ B_reg;
96                 end
97                 3'h2: out <= (FULL_ADDER)? (A_reg + B_reg + cin_reg) : A_reg + B_reg;
98                 3'h3: out <= A_reg * B_reg;
99                 3'h4: begin
```

1. RTL design:

```
100  ✓      if (direction_reg)
101          out <= {out[4:0], serial_in_reg};
102  ✓      else
103          out <= {serial_in_reg, out[5:1]};
104          end
105  ✓      3'h5: begin
106  ✓          if (direction_reg)
107              out <= {out[4:0], out[5]};
108  ✓          else
109              out <= {out[0], out[5:1]};
110          end
111          default : out <= 0;
112      endcase
113      end
114  end
115  end
116
117  endmodule
```


2. Testbench:

```
1  import ALSU_pkg::*;
2
3  module ALSU_tb();
4      parameter INPUT_PRIORITY = "A";
5      parameter FULL_ADDER = "ON";
6      bit signed [2:0] A;
7      bit signed [2:0] B;
8      bit             cin;
9      bit             serial_in;
10     bit             red_op_A;
11     bit             red_op_B;
12     opcode_e        opcode;
13     bit             bypass_A;
14     bit             bypass_B;
15     bit             clk;
16     bit             rst;
17     bit             direction;
18     bit [15:0] leds;
19     bit signed [5:0] out;
20
21     reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
22     reg [2:0] opcode_reg;
23     reg signed [1:0] cin_reg;
24     reg signed [2:0] A_reg, B_reg;
25
26     bit             invalid;
27
28     rand_stimulus my_inputs; //handle
29
30     bit [15:0] leds_exp;
31     bit [5:0] out_exp;
32
33     integer correct_count, error_count;
34
35     ALSU dut(.*);
36
37     initial begin
38         clk = 0;
39         forever
40             #1 clk = ~clk;
41     end
42
43
44     initial begin
45         correct_count = 0;
46         error_count = 0;
47         A = 0;
48         B = 0;
49         cin = 0;
50         serial_in = 0;
51         red_op_A = 0;
52         red_op_B = 0;
53         bypass_A = 0;
54         bypass_B = 0;
55         direction = 0;
```

2. Testbench:

```
57  //reset test
58  rst = 1;
59  check_result();
60
61  my_inputs = new(opcode);
62  //random test
63  //loop1
64  my_inputs.c2.constraint_mode(0); //disable
65  for(int i = 0; i<100; i++) begin
66      assert(my_inputs.randomize());
67
68      A = my_inputs.A;
69      rst = my_inputs.rst;
70      B = my_inputs.B;
71      cin = my_inputs.cin;
72      serial_in = my_inputs.serial_in;
73      red_op_A = my_inputs.red_op_A;
74      red_op_B = my_inputs.red_op_B;
75      opcode = my_inputs.opcode;
76      bypass_A = my_inputs.bypass_A;
77      bypass_B = my_inputs.bypass_B;
78      direction = my_inputs.direction;
79
80      check_result();
81  end
82
83  //loop2
84  my_inputs.constraint_mode(0); //disable
85  rst = 0;
86  bypass_A = 0;
87  bypass_B = 0;
88  red_op_A = 0;
89  red_op_B = 0;
90  my_inputs.c2.constraint_mode(1); //enable
91  for(int i = 0; i<10000; i++) begin
92      assert(my_inputs.randomize());
93
94      A = my_inputs.A;
95      B = my_inputs.B;
96      cin = my_inputs.cin;
97      serial_in = my_inputs.serial_in;
98      direction = my_inputs.direction;
99
100  foreach(my_inputs.opcode_array[j]) begin //this will loop 6 times
101      opcode = my_inputs.opcode_array[j];
102      check_result();
103  end
104  end
105
106  $display("*** ERROR count: %0d, CORRECT count: %0d", error_count, correct_count);
107  $stop;
108  end
109
```


2. Testbench:

```
110 //golden model
111 assign invalid = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2])
112               ||(opcode_reg[1] & opcode_reg[2]);
113
114 always @(posedge clk or posedge rst) begin
115     if(rst) begin
116         cin_reg <= 0;
117         red_op_B_reg <= 0;
118         red_op_A_reg <= 0;
119         bypass_B_reg <= 0;
120         bypass_A_reg <= 0;
121         direction_reg <= 0;
122         serial_in_reg <= 0;
123         opcode_reg <= 0;
124         A_reg <= 0;
125         B_reg <= 0;
126     end else begin
127         cin_reg <= cin;
128         red_op_B_reg <= red_op_B;
129         red_op_A_reg <= red_op_A;
130         bypass_B_reg <= bypass_B;
131         bypass_A_reg <= bypass_A;
132         direction_reg <= direction;
133         serial_in_reg <= serial_in;
134         opcode_reg <= opcode;
135         A_reg <= A;
136         B_reg <= B;
137     end
138 end
139
140 always @(posedge clk or posedge rst) begin
141     if(rst) begin
142         leds_exp <= 0;
143     end else begin
144         if (invalid)
145             leds_exp <= ~leds_exp;
146         else
147             leds_exp <= 0;
148     end
149 end
150
151 always @(posedge clk or posedge rst) begin
152     if(rst)
153         out_exp <= 0;
154     else begin
155         if (bypass_A_reg && bypass_B_reg)
156             out_exp <= A_reg;
157         else if (bypass_A_reg)
158             out_exp <= A_reg;
159         else if (bypass_B_reg)
160             out_exp <= B_reg;
```

2. Testbench:

```
160         out_exp <= B_reg;
161     else if (invalid)
162         out_exp <= 0;
163     else begin
164         case (opcode_reg)
165             3'h0: begin
166                 if (red_op_A_reg && red_op_B_reg)
167                     out_exp <= |A_reg;
168                 else if (red_op_A_reg)
169                     out_exp <= |A_reg;
170                 else if (red_op_B_reg)
171                     out_exp <= |B_reg;
172                 else
173                     out_exp <= A_reg | B_reg;
174             end
175             3'h1: begin
176                 if (red_op_A_reg && red_op_B_reg)
177                     out_exp <= ^A_reg;
178                 else if (red_op_A_reg)
179                     out_exp <= ^A_reg;
180                 else if (red_op_B_reg)
181                     out_exp <= ^B_reg;
182                 else
183                     out_exp <= A_reg ^ B_reg;
184             end
185
186             3'h2: out_exp <= A_reg + B_reg + cin_reg;
187             3'h3: out_exp <= A_reg * B_reg;
188             3'h4: begin
189                 if (direction_reg)
190                     out_exp <= {out_exp[4:0], serial_in_reg};
191                 else
192                     out_exp <= {serial_in_reg, out_exp[5:1]};
193             end
194             3'h5: begin
195                 if (direction_reg)
196                     out_exp <= {out_exp[4:0], out_exp[5]};
197                 else
198                     out_exp <= {out_exp[0], out_exp[5:1]};
199             end
200         endcase
201     end
202 end
203 end
```


2. Testbench:

```
205 task check_result();
206     @(negedge clk);
207     @(negedge clk);
208     if(out != out_exp || leds != leds_exp) begin
209         $display("*** ERROR! at time %0t, out = %0d, Expected : %0d, leds = %0d, Expected : %0d ***"
210             , $time, out, out_exp, leds, leds_exp);
211         error_count++;
212     end
213     else
214         correct_count++;
215
216 endtask
217
218 always @(posedge clk) @(posedge clk)
219     if (!rst && !(bypass_A || bypass_B))
220         my_inputs.cvr_gp.sample();
221
222 endmodule
```

3. Package :

```
1 package ALSU_pkg;
2
3 typedef enum bit[2:0] {
4     OR,
5     XOR,
6     ADD,
7     MULT,
8     SHIFT,
9     ROTATE,
10    INVALID_6,
11    INVALID_7
12 } opcode_e;
13
14 parameter MAXPOS = 3'b011;
15 parameter ZERO = 3'b000;
16 parameter MAXNEG = 3'b100;
17
18 class rand_stimuls;
19     rand bit [2:0] A;
20     rand bit [2:0] B;
21     rand bit      rst;
22     rand bit      red_op_A;
23     rand bit      red_op_B;
24     rand bit      bypass_A;
25     rand bit      bypass_B;
26     rand bit      cin;
27     rand bit      serial_in;
28     rand bit      direction;
29     rand opcode_e opcode;
30     randc opcode_e opcode_array[6];
31
32 //no need for constructor, they will be initialized to 0
33
34 constraint c1 {
35     rst dist {0 := 9, 1 := 1};
36
37
38     opcode dist {[OR:ROTATE] := 5, [INVALID_6:INVALID_7] := 1};
39
40     bypass_A dist {1 := 3, 0 := 7};
41     bypass_B dist {1 := 3, 0 := 7};
42
43     if(opcode == OR || opcode == XOR) {
44         if(red_op_A) { //priority for A so red_op_B here doesn't matter
45             A dist {
46                 [3'b000:3'b111] := 1,
47                 3'b001 := 2,
48                 3'b010 := 2,
49                 3'b100 := 2
50             };
51             B == 3'b000;
52         }
53     }
```


3. Package :

```
54  else if(red_op_B){
55      A == 3'b000;
56      B dist {
57          [3'b000:3'b111] := 1,
58          3'b001 := 2,
59          3'b010 := 2,
60          3'b100 := 2
61      };
62  }
63  }
64
65  else {
66      red_op_A dist {0 := 7, 1 := 3};
67      red_op_B dist {0 := 7, 1 := 3};
68  }
69
70  if(opcode == ADD || opcode == MULT) {
71      A dist {[3'b001:3'b110] := 1, MAXPOS := 2, ZERO := 2, MAXNEG := 2};
72      B dist {[3'b001:3'b110] := 1, MAXPOS := 2, ZERO := 2, MAXNEG := 2};
73  }
74  }
75
76  constraint c2 {
77      foreach (opcode_array[i])
78          opcode_array[i] inside {SHIFT, ROTATE, ADD, MULT, OR, XOR};
79  }
80
81
82  covergroup cvr_gp(ref opcode_e opcode_tb);
83
84  A_cp : coverpoint A {
85      option.comment = "If only the red_op_A is high";
86      bins A_data_0      = {0};
87      bins A_data_max    = {MAXPOS};
88      bins A_data_min    = {MAXNEG};
89      bins A_data_default = default;
90      bins A_data_walkingones[] = {3'b001, 3'b010, 3'b100}
91      | iff (red_op_A);
92  }
93
94
95  B_cp : coverpoint B {
96      option.comment = "If only red_op_B is high and red_op_A is low";
97      bins B_data_0      = {0};
98      bins B_data_max    = {MAXPOS};
99      bins B_data_min    = {MAXNEG};
100     bins B_data_default = default;
101     bins B_data_walkingones[] = {3'b001, 3'b010, 3'b100}
102     | iff (red_op_B && !red_op_A);
103 }
```

3. Package :

```
105  ALU_cp : coverpoint opcode_tb {
106      bins Bins_shift[] = {SHIFT, ROTATE};
107      bins Bins_arith[] = {ADD, MULT};
108      bins Bins_bitwise[] = {OR, XOR};
109      illegal_bins Bins_invalid = {6, 7};
110      bins Bins_trans = (OR => XOR => ADD => MULT => SHIFT => ROTATE);
111  }
112  op_arth : coverpoint opcode_tb {
113      option.weight = 0;
114      bins ADD_b = {ADD};
115      bins MULT_b = {MULT};
116      bins shift = {SHIFT};
117  }
118  c_B : coverpoint B {
119      option.weight = 0;
120      bins B_0 = {0};
121      bins B_max = {MAXPOS};
122      bins B_min = {MAXNEG};
123      bins walkingones1 = {3'b001};
124      bins walkingones2 = {3'b010};
125      bins walkingones3 = {3'b100};
126  }
127  }
128  c_A : coverpoint A {
129      option.weight = 0;
130      bins A_0 = {0};
131      bins A_max = {MAXPOS};
132      bins A_min = {MAXNEG};
133      bins walkingones1 = {3'b001};
134      bins walkingones2 = {3'b010};
135      bins walkingones3 = {3'b100};
136  }
137  }
138  red_A: coverpoint red_op_A;
139  red_B: coverpoint red_op_B;
140  op: coverpoint opcode_tb;
141
142
143  c1: cross op_arth, c_B, c_A{
144      ignore_bins b1 = binsof(op_arth) intersect {SHIFT};
145      ignore_bins b2 = binsof(c_A.walkingones1);
146      ignore_bins b3 = binsof(c_A.walkingones2);
147      ignore_bins b4 = binsof(c_A.walkingones3);
148      ignore_bins b5 = binsof(c_B.walkingones1);
149      ignore_bins b6 = binsof(c_B.walkingones2);
150      ignore_bins b7 = binsof(c_B.walkingones3);
151  }
152
153  c2: cross op_arth, cin {
154      ignore_bins b1 = binsof(op_arth) intersect {MULT, SHIFT};
155  }
```


3. Package :

```
156     }
157   c3: cross op_arth, direction {
158     ignore_bins b1 = binsof(op_arth) intersect {MULT, SHIFT};
159   }
160 }
161
162   c4: cross op_arth, serial_in {
163     ignore_bins b1 = binsof(op_arth) intersect {MULT, SHIFT};
164   }
165 }
166
167   c5: cross ALU_cp, red_A, c_A, c_B {
168     option.cross_auto_bin_max = 0;
169     bins b1 = binsof(ALU_cp.Bins_bitwise) intersect {OR} &&
170               binsof(red_A) intersect {1} &&
171               binsof(c_B) intersect {0} &&
172               binsof(c_A.walkingones1);
173     bins b2 = binsof(ALU_cp.Bins_bitwise) intersect {OR} &&
174               binsof(red_A) intersect {1} &&
175               binsof(c_B) intersect {0} &&
176               binsof(c_A.walkingones2);
177     bins b3 = binsof(ALU_cp.Bins_bitwise) intersect {OR} &&
178               binsof(red_A) intersect {1} &&
179               binsof(c_B) intersect {0} &&
180               binsof(c_A.walkingones3);
181     bins b4 = binsof(ALU_cp.Bins_bitwise) intersect {XOR} &&
182               binsof(red_A) intersect {1} &&
183               binsof(c_B) intersect {0} &&
184               binsof(c_A.walkingones1);
185     bins b5 = binsof(ALU_cp.Bins_bitwise) intersect {XOR} &&
186               binsof(red_A) intersect {1} &&
187               binsof(c_B) intersect {0} &&
188               binsof(c_A.walkingones2);
189     bins b6 = binsof(ALU_cp.Bins_bitwise) intersect {XOR} &&
190               binsof(red_A) intersect {1} &&
191               binsof(c_B) intersect {0} &&
192               binsof(c_A.walkingones3);
193   }
194
195
196   c6: cross ALU_cp, red_B, c_A, c_B {
197     option.cross_auto_bin_max = 0;
198
199     bins b1 = binsof(ALU_cp.Bins_bitwise) intersect {OR} &&
200               binsof(red_B) intersect {1} &&
201               binsof(c_A) intersect {0} &&
202               binsof(c_B.walkingones1);
203
204     bins b2 = binsof(ALU_cp.Bins_bitwise) intersect {OR} &&
205               binsof(red_B) intersect {1} &&
206               binsof(c_A) intersect {0} &&
207               binsof(c_B.walkingones2);
```


3. Package :

```
208
209  bins b3 = binsof(ALU_cp.Bins_bitwise) intersect {OR} &&
210         binsof(red_B) intersect {1} &&
211         binsof(c_A) intersect {0} &&
212         binsof(c_B.walkingones3);
213
214  bins b4 = binsof(ALU_cp.Bins_bitwise) intersect {XOR} &&
215         binsof(red_B) intersect {1} &&
216         binsof(c_A) intersect {0} &&
217         binsof(c_B.walkingones1);
218
219  bins b5 = binsof(ALU_cp.Bins_bitwise) intersect {XOR} &&
220         binsof(red_B) intersect {1} &&
221         binsof(c_A) intersect {0} &&
222         binsof(c_B.walkingones2);
223
224  bins b6 = binsof(ALU_cp.Bins_bitwise) intersect {XOR} &&
225         binsof(red_B) intersect {1} &&
226         binsof(c_A) intersect {0} &&
227         binsof(c_B.walkingones3);
228  }
229
230
231  c7: cross red_A, red_B, op {
232      ignore_bins b1 = binsof(red_A) intersect {0};
233      ignore_bins b2 = binsof(red_B) intersect {0};
234      ignore_bins b3 = binsof(op) intersect {OR, XOR};
235  }
236
237
238  endgroup
239
240  function new (ref opcode_e opcode_tb);
241      cvr_gp = new(opcode_tb);
242  endfunction
243  endclass
244  endpackage
```


4. Verification plan

1	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	RESET_TEST	When the reset is asserted, outputs should be low.	Directed at the start of the simulation, and called in other randomization steps.	-	check_result() verifies correct output using a golden model().
3	RANDOMIZATION_TEST	Output of the dut design should equal to the output of the golden model with the rest of input randomized.	<p>ALL inputs are randomized using the calls with the following constraints: rst is 90% low, any OPCODE have invalid value to valid one is 1:3, and A/B have one-hot value to any other value is 2:1 when red_op_A/red_op_B is high and OPCODE = OR/XOR. And A/B have {MAXPOS, ZERO, MAXNEG} value to any other value = 2:1 when OPCODE is MULT or ADD. bypass_A/bypass_B are 30% high. red_op_A/red_op_B are 30% low when OPCODE is not OR, XOR. an array of opcode_e type with 6 valid opcode sequences is constrained to have unique values each time.</p>	<p>The coverage group includes the following coverpoints. A_cp monitors operand A with bins for value 0, MAXPOS, and MAXNEG, a default bin, and three walking-1 bins (001, 010, 100) sampled only when red_op_A is high. B_cp monitors operand B with bins for 0, MAXPOS, and MAXNEG, a default bin, and three walking-1 bins sampled only when red_op_B is high and red_op_A is low. ALU_cp monitors the opcode with bins grouped into shift operations (SHIFT and ROTATE), arithmetic operations (ADD and MULT), bitwise operations (OR and XOR), illegal bins for INVALID_6 and INVALID_7, and a transition bin that checks the ordered sequence OR → XOR → ADD → MULT → SHIFT → ROTATE. Additional simple coverpoints include red_A (for red_op_A), red_B (for red_op_B), and op (for the opcode value).</p> <p>The cross coverage is defined as follows. c5 checks ALU_cp crossed with red_A, A_cp, and B_cp. It creates explicit bins to verify that when OR or XOR operations are selected, and red_op_A is high while red_op_B is low, operand A must take each of the walking-1 values while operand B is 0. c6 is similar, but for ALU_cp crossed with red_B, A_cp, and B_cp. It verifies that for OR or XOR operations, when red_op_B is high and red_op_A is low, operand B takes each walking-1 value while operand A is 0. Finally, c7 checks the cross of red_A, red_B, and the opcode. It ignores combinations where red_A or red_B are 0, and ignores opcode values OR and XOR, ensuring only valid interaction between the two reduction signals and the opcode are covered.</p>	check_result() verifies correct output using a golden model().


5.Do file:

```

1  vlib work
2  vlog 3_pkg.sv 3_ALSU.v 3_ALSU_tb.sv +cover -covercells
3  vsim -voptargs=+acc work.ALSU_tb -cover
4  add wave *
5  coverage save 3_ALSU_tb.ucdb -onexit
6  coverage exclude -du ALSU -togglenode {cin_reg[1]}
7  coverage exclude -src 3_ALSU.v -line 111 -code b
8  coverage exclude -src 3_ALSU.v -line 111 -code s
9
10 run -all

```


6. Wave snippets:



```

# Time: 39267 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_6. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 301.
# Time: 39275 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_7. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 302.
# Time: 39331 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_7. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 303.
# Time: 39439 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_6. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 304.
# Time: 39483 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_6. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 305.
# Time: 39531 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_6. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 306.
# Time: 39567 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_6. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 307.
# Time: 39599 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_6. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 308.
# Time: 39751 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_7. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 309.
# Time: 39803 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_6. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 310.
# Time: 39855 ns Iteration: 1 Instance: /ALU_tb
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_7. The bin counter for the illegal bin '\ALU_pkg::rand_stimulus::cvt_gp .ALU_cp.Bins_invalid' is 311.
# Time: 39887 ns Iteration: 1 Instance: /ALU_tb
# *** ERROR count: 0, CORRECT count: 70001
# ** Note: $stop : 3_ALU_tb.sv(107)
# Time: 280004 ns Iteration: 1 Instance: /ALU_tb
# Break in Module ALU_tb at 3_ALU_tb.sv line 107

```


7. Statement coverage :

```
Statement Coverage:
-----
Enabled Coverage      Bins    Hits    Misses Coverage
-----
Statements            48      48      0    100.00%

=====Statement Details=====

Statement Coverage for instance /ALSU_tb/dut --

Line      Item      Count      Source
-----
File 3_ALSU.v
1          module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
2          parameter INPUT_PRIORITY = "A";
3          parameter FULL_ADDER = "ON";
4          input clk, cin, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
5          input [2:0] opcode;
6          input signed [2:0] A, B;
7          output reg [15:0] leds;
8          output reg signed [5:0] out;
9
10         reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
11         reg signed [1:0] cin_reg;
12         reg [2:0] opcode_reg;
13         reg signed [2:0] A_reg, B_reg;
14
15         wire invalid_red_op, invalid_opcode, invalid;
16
17         //Invalid handling
18         1          59371    assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
19         1          58457    assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
20         1          4762    assign invalid = invalid_red_op | invalid_opcode;
21
```

7. Statement coverage :

```
22                                     //Registering input signals
23         1                          123358     always @(posedge clk or posedge rst) begin
24                                     if(rst) begin
25         1                          1998         cin_reg <= 0;
26         1                          1998         red_op_B_reg <= 0;
27         1                          1998         red_op_A_reg <= 0;
28         1                          1998         bypass_B_reg <= 0;
29         1                          1998         bypass_A_reg <= 0;
30         1                          1998         direction_reg <= 0;
31         1                          1998         serial_in_reg <= 0;
32         1                          1998         opcode_reg <= 0;
33         1                          1998         A_reg <= 0;
34         1                          1998         B_reg <= 0;
35                                     end else begin
36         1                          121360         cin_reg <= cin;
37         1                          121360         red_op_B_reg <= red_op_B;
38         1                          121360         red_op_A_reg <= red_op_A;
39         1                          121360         bypass_B_reg <= bypass_B;
40         1                          121360         bypass_A_reg <= bypass_A;
41         1                          121360         direction_reg <= direction;
42         1                          121360         serial_in_reg <= serial_in;
43         1                          121360         opcode_reg <= opcode;
44         1                          121360         A_reg <= A;
45         1                          121360         B_reg <= B;
46                                     end
47     end
```


7. Statement coverage :

```
48
49                                     //leds output blinking
50      1                               140951  always @(posedge clk or posedge rst) begin
51                                     if(rst) begin
52      1                               3047      leds <= 0;
53                                     end else begin
54                                     if (invalid)
55      1                               6323      leds <= ~leds;
56                                     else
57      1                               131581     leds <= 0;
58                                     end
59                                     end
60
61                                     //ALSU output processing
62      1                               116777  always @(posedge clk or posedge rst) begin
63                                     if(rst) begin
64      1                               1898      out <= 0;
65                                     end
66                                     else begin
67                                     if (bypass_A_reg && bypass_B_reg)
68      1                               1427      out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
69                                     else if (bypass_A_reg)
70      1                               3385      out <= A_reg;
71                                     else if (bypass_B_reg)
72      1                               3353      out <= B_reg;
73                                     else if (invalid)
74      1                               2499      out <= 0;
```

7. Statement coverage :

```
75         else begin
76             case (opcode_reg)
77                 3'h0: begin
78                     if (red_op_A_reg && red_op_B_reg)
79                         1          200          out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg;
80                     else if (red_op_A_reg)
81                         1          126          out <= |A_reg;
82                     else if (red_op_B_reg)
83                         1          117          out <= |B_reg;
84                     else
85                         1          17305         out <= A_reg | B_reg;
86                 end
87                 3'h1: begin
88                     if (red_op_A_reg && red_op_B_reg)
89                         1          204          out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
90                     else if (red_op_A_reg)
91                         1          103          out <= ^A_reg;
92                     else if (red_op_B_reg)
93                         1          144          out <= ^B_reg;
94                     else
95                         1          16688         out <= A_reg ^ B_reg;
96                 end
97                 1          16712         3'h2: out <= (FULL_ADDER)? (A_reg + B_reg + cin_reg) : A_reg + B_reg;
98                 1          17229         3'h3: out <= A_reg * B_reg;
99                 3'h4: begin
100                     if (direction_reg)
101                         1          9296          out <= {out[4:0], serial_in_reg};
102                     else
103                         1          9128          out <= {serial_in_reg, out[5:1]};
104                 end
105                 3'h5: begin
106                     if (direction_reg)
107                         1          8390          out <= {out[4:0], out[5]};
108                     else
109                         1          8573          out <= {out[0], out[5:1]};
```


8. Branch coverage :

```
=====
v Branch Coverage:
  Enabled Coverage      Bins      Hits      Misses      Coverage
  -----
  Branches              31        31         0      100.00%

=====Branch Details=====

v Branch Coverage for instance /ALSU_tb/dut

  Line      Item              Count      Source
  ----      -
  File 3_ALSU.v

v -----IF Branch-----
  24              123358      Count coming in to IF
  24              1998        if(rst) begin

  35              121360      end else begin

Branch totals: 2 hits of 2 branches = 100.00%

v -----IF Branch-----
  51              140951      Count coming in to IF
  51              3047        if(rst) begin

  53              137904      end else begin

Branch totals: 2 hits of 2 branches = 100.00%

v -----IF Branch-----
  54              137904      Count coming in to IF
  54              6323        if (invalid)

  56              131581      else

Branch totals: 2 hits of 2 branches = 100.00%

v -----IF Branch-----
  63              116777      Count coming in to IF
  63              1898        if(rst) begin

  66              114879      else begin

Branch totals: 2 hits of 2 branches = 100.00%

v -----IF Branch-----
  67              114879      Count coming in to IF
  67              1427        if (bypass_A_reg && bypass_B_reg)

  69              3385        else if (bypass_A_reg)

  71              3353        else if (bypass_B_reg)

  73              2499        else if (invalid)

  75              104215      else begin

Branch totals: 5 hits of 5 branches = 100.00%

v -----CASE Branch-----
  76              104215      Count coming in to CASE
  77              17748        3'h0: begin

  87              17139        3'h1: begin

  97              16712        3'h2: out <= (FULL_ADDER)? (A_reg + B_reg + cin_reg) : A_reg + B_reg;
```

8. Branch coverage :

```
-----CASE Branch-----
 97          1          16712          3'h2: out <= (FULL_ADDER)? (A_reg + B_reg + cin_reg) : A_reg + B_reg;
 98          1          17229          3'h3: out <= A_reg * B_reg;
 99          1          18424          3'h4: begin
105          1          16963          3'h5: begin

Branch totals: 6 hits of 6 branches = 100.00%

-----IF Branch-----
 78          17748      Count coming in to IF
 78          1          200          if (red_op_A_reg && red_op_B_reg)
 80          1          126          else if (red_op_A_reg)
 82          1          117          else if (red_op_B_reg)
 84          1          17305         else

Branch totals: 4 hits of 4 branches = 100.00%

-----IF Branch-----
 88          17139      Count coming in to IF
 88          1          204          if (red_op_A_reg && red_op_B_reg)
 90          1          103          else if (red_op_A_reg)
 92          1          144          else if (red_op_B_reg)
 94          1          16688         else

Branch totals: 4 hits of 4 branches = 100.00%

-----IF Branch-----
100          18424      Count coming in to IF
100          1          9296          if (direction_reg)
102          1          9128          else

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----
106          16963      Count coming in to IF
106          1          8390          if (direction_reg)
108          1          8573          else

Branch totals: 2 hits of 2 branches = 100.00%
```


9. Toggle coverage:

```

✓ Toggle Coverage:
  Enabled Coverage      Bins      Hits      Misses  Coverage
  -----
  Toggles               118      118        0   100.00%

=====Toggle Details=====

✓ Toggle Coverage for instance /ALSU_tb/dut --
Node      1H->0L      0L->1H      "Coverage"
-----
A[0-2]      1          1          100.00
A_reg[2-0]  1          1          100.00
B[0-2]      1          1          100.00
B_reg[2-0]  1          1          100.00
bypass_A    1          1          100.00
bypass_A_reg 1          1          100.00
bypass_B    1          1          100.00
bypass_B_reg 1          1          100.00
cin          1          1          100.00
cin_reg[0]  1          1          100.00
clk          1          1          100.00
direction    1          1          100.00
direction_reg 1          1          100.00
invalid      1          1          100.00
invalid_opcode 1          1          100.00
invalid_red_op 1          1          100.00
leds[15-0]  1          1          100.00
opcode[0-2]  1          1          100.00
opcode_reg[2-0] 1          1          100.00
out[5-0]    1          1          100.00
red_op_A     1          1          100.00
red_op_A_reg 1          1          100.00
red_op_B     1          1          100.00
red_op_B_reg 1          1          100.00
rst          1          1          100.00
serial_in    1          1          100.00
serial_in_reg 1          1          100.00

Total Node Count      =      59
Toggled Node Count    =      59
Untoggled Node Count  =       0

Toggle Coverage       =   100.00% (118 of 118 bins)

```


10. Functional coverage:

2099	COVERGROUP COVERAGE:				
2100	-----				
2101	Covergroup	Metric	Goal	Bins	Status
2102	-----				
2103					
2104	TYPE /ALSU_pkg/rand_stimuls/cvr_gp	100.00%	100	-	Covered
2105	covered/total bins:	94	94	-	
2106	missing/total bins:	0	94	-	
2107	% Hit:	100.00%	100	-	
2108	Coverpoint A_cp	100.00%	100	-	Covered
2109	covered/total bins:	6	6	-	
2110	missing/total bins:	0	6	-	
2111	% Hit:	100.00%	100	-	
2112	Coverpoint B_cp	100.00%	100	-	Covered
2113	covered/total bins:	6	6	-	
2114	missing/total bins:	0	6	-	
2115	% Hit:	100.00%	100	-	
2116	Coverpoint ALU_cp	100.00%	100	-	Covered
2117	covered/total bins:	7	7	-	
2118	missing/total bins:	0	7	-	
2119	% Hit:	100.00%	100	-	
2120	Coverpoint op_arth	0.00%	100	-	ZERO
2121	covered/total bins:	3	3	-	
2122	missing/total bins:	0	3	-	
2123	% Hit:	100.00%	100	-	
2124	Coverpoint c_B	0.00%	100	-	ZERO
2125	covered/total bins:	6	6	-	
2126	missing/total bins:	0	6	-	
2127	% Hit:	100.00%	100	-	
2128	Coverpoint c_A	0.00%	100	-	ZERO
2129	covered/total bins:	6	6	-	
2130	missing/total bins:	0	6	-	
2131	% Hit:	100.00%	100	-	
2132	Coverpoint red_A	100.00%	100	-	Covered
2133	covered/total bins:	2	2	-	
2134	missing/total bins:	0	2	-	
2135	% Hit:	100.00%	100	-	
2136	Coverpoint red_B	100.00%	100	-	Covered
2137	covered/total bins:	2	2	-	
2138	missing/total bins:	0	2	-	
2139	% Hit:	100.00%	100	-	
2140	Coverpoint op	100.00%	100	-	Covered
2141	covered/total bins:	8	8	-	
2142	missing/total bins:	0	8	-	
2143	% Hit:	100.00%	100	-	
2144	Coverpoint serial_in	100.00%	100	-	Covered
2145	covered/total bins:	2	2	-	
2146	missing/total bins:	0	2	-	
2147	% Hit:	100.00%	100	-	
2148	Coverpoint direction	100.00%	100	-	Covered
2149	covered/total bins:	2	2	-	
2150	missing/total bins:	0	2	-	
2151	% Hit:	100.00%	100	-	
2152	Coverpoint cin	100.00%	100	-	Covered
2153	covered/total bins:	2	2	-	
2154	missing/total bins:	0	2	-	
2155	% Hit:	100.00%	100	-	
2156	Cross c1	100.00%	100	-	Covered
2157	covered/total bins:	18	18	-	
2158	missing/total bins:	0	18	-	
2159	% Hit:	100.00%	100	-	
2160	Cross c2	100.00%	100	-	Covered
2161	covered/total bins:	2	2	-	
2162	missing/total bins:	0	2	-	
2163	% Hit:	100.00%	100	-	
2164	Cross c3	100.00%	100	-	Covered
2165	covered/total bins:	2	2	-	
2166	missing/total bins:	0	2	-	
2167	% Hit:	100.00%	100	-	
2168	Cross c4	100.00%	100	-	Covered
2169	covered/total bins:	2	2	-	
2170	missing/total bins:	0	2	-	
2171	% Hit:	100.00%	100	-	

10. Functional coverage:

2172	✓	Cross c5	100.00%	100	-	Covered
2173		covered/total bins:	6	6	-	
2174		missing/total bins:	0	6	-	
2175		% Hit:	100.00%	100	-	
2176	✓	Cross c6	100.00%	100	-	Covered
2177		covered/total bins:	6	6	-	
2178		missing/total bins:	0	6	-	
2179		% Hit:	100.00%	100	-	
2180	✓	Cross c7	100.00%	100	-	Covered
2181		covered/total bins:	6	6	-	
2182		missing/total bins:	0	6	-	
2183		% Hit:	100.00%	100	-	
2184	✓	Covergroup instance \\\ALSU_pkg::rand_stimuls::cwr_gp	100.00%	100	-	Covered
2185		covered/total bins:	94	94	-	
2186		missing/total bins:	0	94	-	
2187		% Hit:	100.00%	100	-	
2188		% Hit:	100.00%	100	-	
2189	✓	Coverpoint A_cp	100.00%	100	-	Covered
2190		covered/total bins:	6	6	-	
2191		missing/total bins:	0	6	-	
2192		% Hit:	100.00%	100	-	
2193		bin A_data_0	8567	1	-	Covered
2194		bin A_data_max	8253	1	-	Covered
2195		bin A_data_min	8320	1	-	Covered
2196		bin A_data_walkingones[1]	3674	1	-	Covered
2197		bin A_data_walkingones[2]	3834	1	-	Covered
2198		bin A_data_walkingones[4]	3897	1	-	Covered
2199		default bin A_data_default	23602	-	-	Occurred
2200	✓	Coverpoint B_cp	100.00%	100	-	Covered
2201		covered/total bins:	6	6	-	
2202		missing/total bins:	0	6	-	
2203		% Hit:	100.00%	100	-	
2204		bin B_data_0	8654	1	-	Covered
2205		bin B_data_max	8106	1	-	Covered
2206		bin B_data_min	8081	1	-	Covered
2207		bin B_data_walkingones[1]	1855	1	-	Covered
2208		bin B_data_walkingones[2]	1927	1	-	Covered
2209		bin B_data_walkingones[4]	2186	1	-	Covered
2210		default bin B_data_default	23902	-	-	Occurred
2211	✓	Coverpoint ALU_cp	100.00%	100	-	Covered
2212		covered/total bins:	7	7	-	
2213		missing/total bins:	0	7	-	
2214		% Hit:	100.00%	100	-	
2215		illegal_bin Bins_invalid	311	-	-	Occurred
2216		bin Bins_shift[SHIFT]	10680	1	-	Covered
2217		bin Bins_shift[ROTATE]	10616	1	-	Covered
2218		bin Bins_arith[ADD]	10667	1	-	Covered
2219		bin Bins_arith[MULT]	10659	1	-	Covered
2220		bin Bins_bitwise[OR]	10675	1	-	Covered
2221		bin Bins_bitwise[XOR]	10739	1	-	Covered
2222		bin Bins_trans	1	1	-	Covered
2223	✓	Coverpoint op_arth [1]	100.00%	100	-	Covered
2224		covered/total bins:	3	3	-	
2225		missing/total bins:	0	3	-	
2226		% Hit:	100.00%	100	-	
2227		bin ADD_b	10667	1	-	Covered
2228		bin MULT_b	10659	1	-	Covered
2229		bin shift	10680	1	-	Covered
2230	✓	Coverpoint c_B [1]	100.00%	100	-	Covered
2231		covered/total bins:	6	6	-	
2232		missing/total bins:	0	6	-	
2233		% Hit:	100.00%	100	-	
2234		bin B_0	8654	1	-	Covered
2235		bin B_max	8106	1	-	Covered
2236		bin B_min	8081	1	-	Covered
2237		bin walkingones1	7671	1	-	Covered
2238		bin walkingones2	7933	1	-	Covered
2239		bin walkingones3	8081	1	-	Covered
2240	✓	Coverpoint c_A [1]	100.00%	100	-	Covered
2241		covered/total bins:	6	6	-	
2242		missing/total bins:	0	6	-	
2243		% Hit:	100.00%	100	-	
2244		bin A_0	8567	1	-	Covered
2245		bin A_max	8253	1	-	Covered
2246		bin A_min	8320	1	-	Covered
2247		bin walkingones1	7798	1	-	Covered

10. Functional coverage:

2247	bin walkingones1	7798	1	-	Covered
2248	bin walkingones2	7807	1	-	Covered
2249	bin walkingones3	8320	1	-	Covered
2250	Coverpoint red_A	100.00%	100	-	Covered
2251	covered/total bins:	2	2	-	
2252	missing/total bins:	0	2	-	
2253	% Hit:	100.00%	100	-	
2254	bin auto[0]	33692	1	-	Covered
2255	bin auto[1]	30655	1	-	Covered
2256	Coverpoint red_B	100.00%	100	-	Covered
2257	covered/total bins:	2	2	-	
2258	missing/total bins:	0	2	-	
2259	% Hit:	100.00%	100	-	
2260	bin auto[0]	33094	1	-	Covered
2261	bin auto[1]	31253	1	-	Covered
2262	Coverpoint op	100.00%	100	-	Covered
2263	covered/total bins:	8	8	-	
2264	missing/total bins:	0	8	-	
2265	% Hit:	100.00%	100	-	
2266	bin auto[OR]	10675	1	-	Covered
2267	bin auto[XOR]	10739	1	-	Covered
2268	bin auto[ADD]	10667	1	-	Covered
2269	bin auto[MULT]	10659	1	-	Covered
2270	bin auto[SHIFT]	10680	1	-	Covered
2271	bin auto[ROTATE]	10616	1	-	Covered
2272	bin auto[INVALID_6]	149	1	-	Covered
2273	bin auto[INVALID_7]	162	1	-	Covered
2274	Coverpoint serial_in	100.00%	100	-	Covered
2275	covered/total bins:	2	2	-	
2276	missing/total bins:	0	2	-	
2277	% Hit:	100.00%	100	-	
2278	bin auto[0]	32332	1	-	Covered
2279	bin auto[1]	32015	1	-	Covered
2280	Coverpoint direction	100.00%	100	-	Covered
2281	covered/total bins:	2	2	-	
2282	missing/total bins:	0	2	-	
2283	% Hit:	100.00%	100	-	
2284	bin auto[0]	32469	1	-	Covered
2285	bin auto[1]	31878	1	-	Covered
2286	Coverpoint cin	100.00%	100	-	Covered
2287	covered/total bins:	2	2	-	
2288	missing/total bins:	0	2	-	
2289	% Hit:	100.00%	100	-	
2290	bin auto[0]	32578	1	-	Covered
2291	bin auto[1]	31769	1	-	Covered
2292	Cross c1	100.00%	100	-	Covered
2293	covered/total bins:	18	18	-	
2294	missing/total bins:	0	18	-	
2295	% Hit:	100.00%	100	-	
2296	Auto, Default and User Defined Bins:				
2297	bin <MULT_b,B_min,A_min>	215	1	-	Covered
2298	bin <ADD_b,B_min,A_min>	200	1	-	Covered
2299	bin <MULT_b,B_max,A_min>	186	1	-	Covered
2300	bin <ADD_b,B_max,A_min>	237	1	-	Covered
2301	bin <MULT_b,B_0,A_min>	180	1	-	Covered
2302	bin <ADD_b,B_0,A_min>	182	1	-	Covered
2303	bin <MULT_b,B_min,A_max>	171	1	-	Covered
2304	bin <ADD_b,B_min,A_max>	192	1	-	Covered
2305	bin <MULT_b,B_min,A_0>	188	1	-	Covered
2306	bin <ADD_b,B_min,A_0>	215	1	-	Covered
2307	bin <MULT_b,B_max,A_max>	194	1	-	Covered
2308	bin <ADD_b,B_max,A_max>	225	1	-	Covered
2309	bin <MULT_b,B_max,A_0>	181	1	-	Covered
2310	bin <ADD_b,B_max,A_0>	183	1	-	Covered
2311	bin <MULT_b,B_0,A_max>	200	1	-	Covered
2312	bin <ADD_b,B_0,A_max>	176	1	-	Covered
2313	bin <MULT_b,B_0,A_0>	160	1	-	Covered
2314	bin <ADD_b,B_0,A_0>	204	1	-	Covered
2315	Illegal and Ignore Bins:				
2316	ignore_bin b7	2708	-	-	Occurred
2317	ignore_bin b6	2488	-	-	Occurred
2318	ignore_bin b5	2304	-	-	Occurred
2319	ignore_bin b4	2690	-	-	Occurred
2320	ignore_bin b3	2425	-	-	Occurred
2321	ignore_bin b2	2373	-	-	Occurred
2322	ignore_bin b1	4164	-	-	Occurred

10. Functional coverage:

2323	✓	Cross c2	100.00%	100	-	Covered
2324		covered/total bins:	2	2	-	
2325		missing/total bins:	0	2	-	
2326		% Hit:	100.00%	100	-	
2327	✓	Auto, Default and User Defined Bins:				
2328		bin <ADD_b,auto[1]>	5266	1	-	Covered
2329		bin <ADD_b,auto[0]>	5401	1	-	Covered
2330	✓	Illegal and Ignore Bins:				
2331		ignore_bin b1	21339		-	Occurred
2332	✓	Cross c3	100.00%	100	-	Covered
2333		covered/total bins:	2	2	-	
2334		missing/total bins:	0	2	-	
2335		% Hit:	100.00%	100	-	
2336	✓	Auto, Default and User Defined Bins:				
2337		bin <ADD_b,auto[1]>	5291	1	-	Covered
2338		bin <ADD_b,auto[0]>	5376	1	-	Covered
2339	✓	Illegal and Ignore Bins:				
2340		ignore_bin b1	21339		-	Occurred
2341	✓	Cross c4	100.00%	100	-	Covered
2342		covered/total bins:	2	2	-	
2343		missing/total bins:	0	2	-	
2344		% Hit:	100.00%	100	-	
2345	✓	Auto, Default and User Defined Bins:				
2346		bin <ADD_b,auto[1]>	5263	1	-	Covered
2347		bin <ADD_b,auto[0]>	5404	1	-	Covered
2348	✓	Illegal and Ignore Bins:				
2349		ignore_bin b1	21339		-	Occurred
2350	✓	Cross c5	100.00%	100	-	Covered
2351		covered/total bins:	6	6	-	
2352		missing/total bins:	0	6	-	
2353		% Hit:	100.00%	100	-	
2354	✓	Auto, Default and User Defined Bins:				
2355		bin b1	138	1	-	Covered
2356		bin b2	104	1	-	Covered
2357		bin b3	111	1	-	Covered
2358		bin b4	140	1	-	Covered
2359		bin b5	99	1	-	Covered
2360		bin b6	107	1	-	Covered
2361	✓	Cross c6	100.00%	100	-	Covered
2362		covered/total bins:	6	6	-	
2363		missing/total bins:	0	6	-	
2364		% Hit:	100.00%	100	-	
2365	✓	Auto, Default and User Defined Bins:				
2366		bin b1	83	1	-	Covered
2367		bin b2	99	1	-	Covered
2368		bin b3	79	1	-	Covered
2369		bin b4	92	1	-	Covered
2370		bin b5	93	1	-	Covered
2371		bin b6	98	1	-	Covered
2372	✓	Cross c7	100.00%	100	-	Covered
2373		covered/total bins:	6	6	-	
2374		missing/total bins:	0	6	-	
2375		% Hit:	100.00%	100	-	
2376	✓	Auto, Default and User Defined Bins:				
2377		bin <auto[1],auto[1],auto[INVALID_7]>	13	1	-	Covered
2378		bin <auto[1],auto[1],auto[ROTATE]>	2561	1	-	Covered
2379		bin <auto[1],auto[1],auto[INVALID_6]>	10	1	-	Covered
2380		bin <auto[1],auto[1],auto[SHIFT]>	2508	1	-	Covered
2381		bin <auto[1],auto[1],auto[MULT]>	2531	1	-	Covered
2382		bin <auto[1],auto[1],auto[ADD]>	2570	1	-	Covered
2383	✓	Illegal and Ignore Bins:				
2384		ignore_bin b3	21414		-	Occurred
2385		ignore_bin b2	33094		-	Occurred
2386		ignore_bin b1	33692		-	Occurred
2387						
2388		[1] - Does not contribute coverage as weight is 0				
2389						
2390		TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1				

Question 2:

1. Code:

```
1  ✓ module asser_ex();
2  ✓      p1: assert property @(posedge clk)
3      |      a |-> ##2 b;
4      endproperty
5
6  ✓      p2: assert property @(posedge clk)
7      |      a && b |-> ##[1:3] c;
8      endproperty
9
10 ✓      sequence s11b;
11      |      ##2 !b;
12      endsequence
13
14
15 ✓      property p4;
16      |      @(posedge clk)
17      |      $onehot(Y);
18      endproperty
19
20 ✓      property p5;
21      |      @(posedge clk)
22      |      !D |-> ##1 !valid;
23      endproperty
24 endmodule
```


Question 3:

1. RTL code:

```
8  module counter (counter_if.DUT intrf);
9
10  always @(posedge intrf.clk, negedge intrf.rst_n) begin
11      if (!intrf.rst_n)
12          intrf.count_out <= 0;
13      else if (!intrf.load_n)
14          intrf.count_out <= intrf.data_load;
15      else if (intrf.ce) begin
16          if (intrf.up_down)
17              intrf.count_out <= intrf.count_out + 1;
18          else
19              intrf.count_out <= intrf.count_out - 1;
20      end
21  end
22
23  assign intrf.max_count = (intrf.count_out == {intrf.WIDTH{1'b1}})? 1:0;
24  assign intrf.zero = (intrf.count_out == 0)? 1:0;
25
26  endmodule
```


2. Verification plan:

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
COUNTER_1	When the reset is asserted, the output counter value should be low	Directed at the start of the simulation, then randomized with constraint to make the rest off	-	Assertion combinational to check asynchronous rst
COUNTER_2	When the load is asserted, the output count_out should take the value of the load_data input	Randomize with constrain to make the load active 70% of time	cover all values of load	Assertion to check load to check load functionality
COUNTER_3	(check enable signal to increment or decrement the counter depending on the up_down)	Randomize with constrain to make IT active 70% of time	all values of count_out and trans bins from 0 to max	assertions to check enable func and counter increment, decrement func, max and zero flag

3. package code:

```
1 package counter_pkg;
2     parameter WIDTH = 4;
3     parameter MAX_VALUE = 2**WIDTH - 1;
4     class rand_stimuls;
5         rand bit rst_n;
6         rand bit load_n;
7         rand bit up_down;
8         rand bit ce;
9         rand bit [WIDTH-1:0] data_load;
10
11         //no need for constructor, they will be initialized to 0 by default
12         constraint c1 {
13             rst_n dist {1 := 9, 0 := 1};
14             ce dist {1 := 9, 0 := 1};
15             load_n dist {0 := 7, 1 := 3}; //load_n active 70%
16         }
17
18         covergroup cg1(ref bit [WIDTH-1:0]count_out, ref bit clk) @(posedge clk);
19             data_load_cp : coverpoint data_load iff(rst_n && !load_n);
20             count_out_cp : coverpoint count_out iff(rst_n && up_down && ce);
21             count_out_cp2 : coverpoint count_out iff(rst_n && up_down && ce) {
22                 bins overflow = (MAX_VALUE ==> 0);
23             }
24             count_out_cp3 : coverpoint count_out iff(rst_n && !up_down && ce);
25             count_out_cp4 : coverpoint count_out iff(rst_n && up_down && ce) {
26                 bins overflow = (MAX_VALUE ==> 0);
27             }
28         endgroup
29
30         function new (ref bit [WIDTH-1:0]count_out, ref bit clk);
31             cg1 = new(count_out, clk);
32         endfunction
33     endclass
34 endpackage
```


4. Testbench code:

```
1  import counter_pkg::*;
2
3  module counter_tb(counter_if.TB intrf);
4      rand_stimulus my_inputs;
5
6      logic clk;
7      assign clk = intrf.clk;
8
9      initial begin
10
11          intrf.load_n = 0;
12          intrf.up_down = 0;
13          intrf.ce = 0;
14          intrf.data_load = 0;
15
16          //reset test
17          intrf.rst_n = 0;
18          @(negedge intrf.clk);
19
20          //randomized test
21          my_inputs = new(intrf.count_out, clk);
22          for(int i = 0; i < 5000; i++) begin
23              assert(my_inputs.randomize());
24              intrf.rst_n = my_inputs.rst_n;
25              intrf.load_n = my_inputs.load_n;
26              intrf.up_down = my_inputs.up_down;
27              intrf.ce = my_inputs.ce;
28              intrf.data_load = my_inputs.data_load;
29              @(negedge intrf.clk);
30          end
31          $stop;
32      end
33  endmodule
```

5. Interface:

```
1  interface counter_if #(parameter WIDTH = 4)(input clk);
2
3      logic rst_n;
4      logic [WIDTH-1:0] count_out;
5      logic load_n;
6      logic up_down;
7      logic ce;
8      logic [WIDTH-1:0] data_load;
9      logic max_count;
10     logic zero;
11
12     modport DUT (input clk, rst_n, load_n, up_down, ce, data_load,
13                 output count_out, max_count, zero);
14
15     modport TB (output rst_n, load_n, up_down, ce, data_load,
16                 input count_out, max_count, zero, clk);
17
18     modport SVA (input clk, rst_n, load_n, up_down, ce, data_load,
19                  count_out, max_count, zero);
20
21 endinterface
```


6. Top module:

```
1  module counter_top();  
2  
3      logic clk;  
4  
5      always #1 clk = ~clk;  
6      initial clk = 0;  
7  
8      counter_if intrf(clk);  
9  
10  
11     counter DUT(intrf);  
12     counter_tb TB(intrf);  
13  
14  
15     bind counter counter_SVA counter_SVA_inst(intrf);  
16  
17 endmodule
```


7. SVA:

```
1  module counter_SVA(counter_if.SVA intrf);
2
3      property load_active;
4          @(posedge intrf.clk) disable iff (!intrf.rst_n)
5              (intrf.load_n) |>= (intrf.count_out == $past(intrf.data_load));
6      endproperty
7
8      property no_load_no_cn;
9          @(posedge intrf.clk) disable iff (!intrf.rst_n)
10             (intrf.load_n && !intrf.ce) |>= (intrf.count_out == $past(intrf.count_out));
11      endproperty
12
13      property count_up;
14          @(posedge intrf.clk) disable iff (!intrf.rst_n)
15             (intrf.load_n && intrf.ce && intrf.up_down) |>= (intrf.count_out == $past(intrf.count_out) + 1'b1);
16      endproperty
17
18      property count_down;
19          @(posedge intrf.clk) disable iff (!intrf.rst_n)
20             (intrf.load_n && intrf.ce && !intrf.up_down) |>= (intrf.count_out == $past(intrf.count_out) - 1'b1);
21      endproperty
22
23      property max_count_assert;
24          @(posedge intrf.clk) disable iff (!intrf.rst_n)
25             (intrf.count_out == 4'b1111) |>= intrf.max_count;
26      endproperty
27
28      property zero_assert;
29          @(posedge intrf.clk) disable iff (!intrf.rst_n)
30             (intrf.count_out == 4'b0000) |>= intrf.zero;
31      endproperty
32
33
34
35      always_comb begin
36          if(!intrf.rst_n)
37              async_rst: assert final (intrf.count_out == 0);
38      end
39
40      a1: assert property (load_active);
41      a2: assert property (no_load_no_cn);
42      a3: assert property (count_up);
43      a4: assert property (count_down);
44      a5: assert property (max_count_assert);
45      a6: assert property (zero_assert);
46
47      c1: cover property (load_active);
48      c2: cover property (no_load_no_cn);
49      c3: cover property (count_up);
50      c4: cover property (count_down);
51      c5: cover property (max_count_assert);
52      c6: cover property (zero_assert);
53
54  endmodule
```


8. Do file :

```
1 vlib work
2 vlog 3_pkg.sv 3_counter.sv 3_counter_tb.sv 3_counter_top.sv 3_counter_if.sv 3_counter_SVA.sv +cover -covercells
3 vsim -voptargs+=acc work.counter_top -cover
4 add wave *
5 add wave -position insertpoint \
6 sim:/counter_top/TB/my_inputs \
7 sim:/counter_top/TB/my_inputs.rst_n \
8 sim:/counter_top/TB/my_inputs.load_n \
9 sim:/counter_top/TB/my_inputs.up_down \
10 sim:/counter_top/TB/my_inputs.ce \
11 sim:/counter_top/TB/my_inputs.data_load
12 coverage save 3_counter_tb.ucdb -onexit
13
14 run -all
```

9. Qesta sim wave snippets (Unsigned):



10. Statement coverage report :

```
92 Statement Coverage:
93   Enabled Coverage      Bins   Hits   Misses  Coverage
94   -----
95   Statements           7      7      0    100.00%
96
97 =====Statement Details=====
98
99 Statement Coverage for instance /counter_tb/dut --
100
101   Line   Item      Count   Source
102   ----   -
103   File 2_counter.v
104   8
105           module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
106   9
107           parameter WIDTH = 4;
108   10
109           input clk;
110   11
111           input rst_n;
112   12
113           input load_n;
114   13
115           input up_down;
116   14
117           input ce;
118   15
119           input [WIDTH-1:0] data_load;
120   16
121           output reg [WIDTH-1:0] count_out;
122   17
123           output max_count;
124   18
125           output zero;
126   19
127
128   20      1      4994    always @(posedge clk) begin
129
130   21
131           if (!rst_n)
132   22      1      475      count_out <= 0;
133
134   23
135           else if (!load_n)
136   24      1      3207     count_out <= data_load;
137
138   25
139           else if (ce)
140   26
141           if (up_down)
142   27      1      603      count_out <= count_out + 1;
143
144   28
145           else
146   29      1      571      count_out <= count_out - 1;
147
148   30
149           end
150   31
151
152   32      1      4578     assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
153
154   33      1      4578     assign zero = (count_out == 0)? 1:0;
155
```

11. Branch coverage report:

```
7  ▾ Branch Coverage:
8      Enabled Coverage          Bins      Hits      Misses  Coverage
9      -----
10     Branches                  10        10         0    100.00%
11
12     =====Branch Details=====
13
14  ▾ Branch Coverage for instance /counter_tb/dut
15
16      Line      Item          Count      Source
17      ----      -
18      File 2_counter.v
19  ▾ -----IF Branch-----
20      21          1          4994      Count coming in to IF
21      21          1          475        if (lrst_n)
22
23      23          1          3207        else if (!load_n)
24
25  ▾ 25          1          1174        else if (ce)
26
27      138        All False Count
28      Branch totals: 4 hits of 4 branches = 100.00%
29
30  ▾ -----IF Branch-----
31      26          1          1174      Count coming in to IF
32      26          1          603        if (up_down)
33
34      28          1          571        else
35
36      Branch totals: 2 hits of 2 branches = 100.00%
37
38  ▾ -----IF Branch-----
39      32          1          4577      Count coming in to IF
40      32          1          334      assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
41
42      32          2          4243      assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
43
44      Branch totals: 2 hits of 2 branches = 100.00%
45
46  ▾ -----IF Branch-----
47      33          1          4577      Count coming in to IF
48      33          1          650      assign zero = (count_out == 0)? 1:0;
49
50      33          2          3927      assign zero = (count_out == 0)? 1:0;
51
52      Branch totals: 2 hits of 2 branches = 100.00%
53
```


12. Toggle coverage:

```
157 Toggle Coverage:
158   Enabled Coverage      Bins      Hits      Misses  Coverage
159   -----
160   Toggles                30       30        0    100.00%
161
162   =====Toggle Details=====
163
164   Toggle Coverage for instance /counter_tb/dut --
165
166   Node      1H->0L      0L->1H  "Coverage"
167   -----
168   ce        1          1    100.00
169   clk       1          1    100.00
170   count_out[3-0] 1          1    100.00
171   data_load[0-3] 1          1    100.00
172   load_n    1          1    100.00
173   max_count 1          1    100.00
174   rst_n     1          1    100.00
175   up_down   1          1    100.00
176   zero      1          1    100.00
177
178   Total Node Count      =      15
179   Toggled Node Count    =      15
180   Untoggled Node Count  =       0
181
182   Toggle Coverage       =    100.00% (30 of 30 bins)
183
```


13. Functional coverage:

662	COVERGROUP COVERAGE:				
663					
664	Covergroup	Metric	Goal	Bins	Status
665					
666					
667	TYPE /counter_pkg/rand_stimuls/cg1	100.00%	100	-	Covered
668	covered/total bins:	50	50	-	
669	missing/total bins:	0	50	-	
670	% Hit:	100.00%	100	-	
671	Coverpoint data_load_cp	100.00%	100	-	Covered
672	covered/total bins:	16	16	-	
673	missing/total bins:	0	16	-	
674	% Hit:	100.00%	100	-	
675	Coverpoint count_out_cp	100.00%	100	-	Covered
676	covered/total bins:	16	16	-	
677	missing/total bins:	0	16	-	
678	% Hit:	100.00%	100	-	
679	Coverpoint count_out_cp2	100.00%	100	-	Covered
680	covered/total bins:	1	1	-	
681	missing/total bins:	0	1	-	
682	% Hit:	100.00%	100	-	
683	Coverpoint count_out_cp3	100.00%	100	-	Covered
684	covered/total bins:	16	16	-	
685	missing/total bins:	0	16	-	
686	% Hit:	100.00%	100	-	
687	Coverpoint count_out_cp4	100.00%	100	-	Covered
688	covered/total bins:	1	1	-	
689	missing/total bins:	0	1	-	
690	% Hit:	100.00%	100	-	
691	Covergroup instance \counter_pkg::rand_stimuls::cg1	100.00%	100	-	Covered
692	covered/total bins:	50	50	-	
693	missing/total bins:	0	50	-	
694	% Hit:	100.00%	100	-	
695	Coverpoint data_load_cp	100.00%	100	-	Covered
696	covered/total bins:	16	16	-	
697	missing/total bins:	0	16	-	
698	% Hit:	100.00%	100	-	
699	bin auto[0]	213	1	-	Covered
700	bin auto[1]	193	1	-	Covered
701	bin auto[2]	188	1	-	Covered
702	bin auto[3]	204	1	-	Covered
703	bin auto[4]	173	1	-	Covered
704	bin auto[5]	213	1	-	Covered
705	bin auto[6]	184	1	-	Covered
706	bin auto[7]	195	1	-	Covered
707	bin auto[8]	217	1	-	Covered
708	bin auto[9]	208	1	-	Covered
709	bin auto[10]	202	1	-	Covered
710	bin auto[11]	224	1	-	Covered
711	bin auto[12]	205	1	-	Covered
712	bin auto[13]	182	1	-	Covered
713	bin auto[14]	196	1	-	Covered
714	bin auto[15]	214	1	-	Covered
715	Coverpoint count_out_cp	100.00%	100	-	Covered
716	covered/total bins:	16	16	-	
717	missing/total bins:	0	16	-	
718	% Hit:	100.00%	100	-	
719	bin auto[0]	284	1	-	Covered
720	bin auto[1]	143	1	-	Covered
721	bin auto[2]	92	1	-	Covered
722	bin auto[3]	130	1	-	Covered
723	bin auto[4]	98	1	-	Covered
724	bin auto[5]	125	1	-	Covered
725	bin auto[6]	114	1	-	Covered
726	bin auto[7]	116	1	-	Covered
727	bin auto[8]	106	1	-	Covered
728	bin auto[9]	111	1	-	Covered
729	bin auto[10]	120	1	-	Covered
730	bin auto[11]	127	1	-	Covered
731	bin auto[12]	119	1	-	Covered
732	bin auto[13]	118	1	-	Covered
733	bin auto[14]	117	1	-	Covered
734	bin auto[15]	148	1	-	Covered
735	Coverpoint count_out_cp2	100.00%	100	-	Covered
736	covered/total bins:	1	1	-	
737	missing/total bins:	0	1	-	
738	% Hit:	100.00%	100	-	
739					

13. Functional coverage:

739	% Hit:	100.00%	100	-	
740	bin overflow	45	1	-	Covered
741	Coverpoint count_out_cp3	100.00%	100	-	Covered
742	covered/total bins:	16	16	-	
743	missing/total bins:	0	16	-	
744	% Hit:	100.00%	100	-	
745	bin auto[0]	338	1	-	Covered
746	bin auto[1]	123	1	-	Covered
747	bin auto[2]	120	1	-	Covered
748	bin auto[3]	97	1	-	Covered
749	bin auto[4]	106	1	-	Covered
750	bin auto[5]	102	1	-	Covered
751	bin auto[6]	91	1	-	Covered
752	bin auto[7]	116	1	-	Covered
753	bin auto[8]	117	1	-	Covered
754	bin auto[9]	113	1	-	Covered
755	bin auto[10]	98	1	-	Covered
756	bin auto[11]	117	1	-	Covered
757	bin auto[12]	105	1	-	Covered
758	bin auto[13]	101	1	-	Covered
759	bin auto[14]	106	1	-	Covered
760	bin auto[15]	143	1	-	Covered
761	Coverpoint count_out_cp4	100.00%	100	-	Covered
762	covered/total bins:	1	1	-	
763	missing/total bins:	0	1	-	
764	% Hit:	100.00%	100	-	
765	bin overflow	45	1	-	Covered
766					
767	TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1				

14. Assertion result:

788										
789	ASSERTION RESULTS:									
790	-----									
791	Name		File(Line)						Failure	Pass
792									Count	Count
793	-----									
794	/counter_top/DUT/counter_SVA_inst/async_rst									
795									0	1
796	/counter_top/DUT/counter_SVA_inst/a1									
797									0	1
798	/counter_top/DUT/counter_SVA_inst/a2									
799									0	1
800	/counter_top/DUT/counter_SVA_inst/a3									
801									0	1
802	/counter_top/DUT/counter_SVA_inst/a4									
803									0	1
804	/counter_top/DUT/counter_SVA_inst/a5									
805									0	1
806	/counter_top/DUT/counter_SVA_inst/a6									
807									0	1
808	/counter_top/TB/#anonblk#95084642#22#4#/#ublk#95084642#22/immed__23									
809									0	1
810										
811	Total	Coverage	By Instance (filtered view): 100.00%							
812										

15. Assertion coverage:

769	DIRECTIVE COVERAGE:					
770	-----					
771	Name	Design	Design	Lang	File(Line)	Hits Status
772		Unit	UnitType			
773	-----					
774	/counter_top/DUT/counter_SVA_inst/c1	counter_SVA	Verilog	SVA	3_counter_SVA.sv(47)	
775						2900 Covered
776	/counter_top/DUT/counter_SVA_inst/c2	counter_SVA	Verilog	SVA	3_counter_SVA.sv(48)	
777						128 Covered
778	/counter_top/DUT/counter_SVA_inst/c3	counter_SVA	Verilog	SVA	3_counter_SVA.sv(49)	
779						543 Covered
780	/counter_top/DUT/counter_SVA_inst/c4	counter_SVA	Verilog	SVA	3_counter_SVA.sv(50)	
781						530 Covered
782	/counter_top/DUT/counter_SVA_inst/c5	counter_SVA	Verilog	SVA	3_counter_SVA.sv(51)	
783						326 Covered
784	/counter_top/DUT/counter_SVA_inst/c6	counter_SVA	Verilog	SVA	3_counter_SVA.sv(52)	
785						708 Covered

Question 4:

1. Testbench:

```
assignment4 > 4_buggy_reg_tb.sv > verilog, sv and c/vhdl code editor > config_reg_tb > reset
1  module config_reg_tb();
2
3      typedef enum {
4          adc0_reg,
5          adc1_reg,
6          temp_sensor0_reg,
7          temp_sensor1_reg,
8          analog_test,
9          digital_test,
10         amp_gain,
11         digital_config,
12         break_loop
13     } bank_reg;
14
15     logic clk;
16     logic reset;
17     logic write;
18     logic [15:0] data_in;
19     bank_reg address;
20     logic [15:0] data_out;
21     config_reg dut( clk, reset, write, data_in, address, data_out);
22
23     integer correct_count, error_count;
24
25     logic [15:0] reset_assoc[string] = '{
26         "adc0_reg" : 16'hFFFF,
27         "adc1_reg" : 16'h0,
28         "temp_sensor0_reg" : 16'h0,
29         "temp_sensor1_reg" : 16'h0,
30         "analog_test" : 16'hABCD,
31         "digital_test" : 16'h0,
32         "amp_gain" : 16'h0,
33         "digital_config" : 16'h1
34     };
35
36     logic [15:0] data_out_exp;
37
38     initial begin
39         clk = 0;
40         forever
41             #1 clk = ~clk;
42     end
43
44     initial begin
45         correct_count = 0;
46         error_count = 0;
47         write = 0;
48         data_in = 0;
49
50         assert_reset();
51     end
```


1. Testbench:

```
52 //write / read test
53 write = 1;
54
55 for(address = address.first; address < address.last; address = address.next) begin
56     data_in = 16'h0000;
57     data_out_exp = 16'h0000;
58     @(negedge clk);
59     check_result();
60
61     data_in = 16'hffff;
62     data_out_exp = 16'hffff;
63     @(negedge clk);
64     check_result();
65
66     data_in = 16'h8000;
67     data_out_exp = 16'h8000;
68     @(negedge clk);
69
70     check_result();
71     data_in = 16'h4000;
72     data_out_exp = 16'h4000;
73     @(negedge clk);
74     check_result();
75
76     data_in = 16'h0001;
77     data_out_exp = 16'h0001;
78     @(negedge clk);
79     check_result();
80
81     data_in = 16'h0010;
82     data_out_exp = 16'h0010;
83     @(negedge clk);
84     check_result();
85
86     $display("////////////////////////////////////////");
87 end
88
89 $display("Correct: %d, Error: %d", correct_count, error_count);
90 $stop;
91 end
92
93
94 task assert_reset();
95     reset = 1;
96     @(negedge clk);
97     check_reset();
98     reset = 0;
99 endtask
```

1. Testbench:

```
task check_reset();
    $display("//////////RESET//////////");
    for (address = address.first(); address < address.last(); address = address.next()) begin
        @(negedge clk);
        if(data_out != reset_assoc[$sformatf("%s", address.name())]) begin
            $display("RESET ERROR: Address %s, expected %b, got %b", address, reset_assoc[$sformatf("%s", address.name())], data_out);
            error_count++;
        end
        else begin
            correct_count++;
        end
    end
    $display("//////////");
endtask

task check_result();
    if(data_out != data_out_exp) begin
        $display("ERROR: Address %s, expected %b, got %b", address, data_out_exp, data_out);
        error_count++;
    end
    else begin
        correct_count++;
        $display("ERROR: Address %s, expected %b, got %b", address, data_out_exp, data_out);
    end
endtask

endmodule
```


2. Verification plan:

1	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	CONFIG_REG_1	After reset is asserted, all registers should take their default reset values from reset_assoc.	Apply reset=1, loop through all register addresses, compare data_out with reset_assoc values.		A checker compares data_out with expected reset values and increments correct/error counters.
3	CONFIG_REG_2	When write is enabled, each register should update with the given data_in value on the selected address.	Set write=1, data_in=16'hA, loop through all register addresses and check data_out matches data_in.		A checker compares data_out with written data_in values for each address.
4	CONFIG_REG_3	assert rst with write rst must dominate	Set write=1, rst=1, data_in=16'hFFF5, loop through all register addresses and check data_out matches data_in.		A checker ensures new data overwrites old data correctly.

3. Bug report:

1. adc0_reg

- Bug: MSB stuck at 1.

2. adc1_reg

- Bug: Performs rotate-right by 8 bits on write.

3. temp_sensor0_reg

- Bug: Shifts data left by 1 bit.

4. temp_sensor0_reg

- Bug: Writes occur during reset (should be blocked).

5. digital_test

- Bug: Updates only after the second positive clock edge.

6. analog_test

- Bug: Incorrect reset value.

7. amp_gain

- Bug: Behave combinationally.

8. digital_config

- Bug: MSB stuck at 0.

3. Questasim snippets

```
# ///////////////////////////////////RESET////////////////////////////////////
# RESET ERROR: Address analog_test, expected 1010101111001101, got 1010101111001100
# ///////////////////////////////////
# ERROR: Address break_loop, expected 0100000000000000, got 0000000000000001
# ERROR: Address adc0_reg, expected 0000000000000000, got 1000000000000000
# ERROR: Address adc0_reg, expected 1111111111111111, got 1111111111111111
# ERROR: Address adc0_reg, expected 1000000000000000, got 1000000000000000
# ERROR: Address adc0_reg, expected 0100000000000000, got 1100000000000000
# ERROR: Address adc0_reg, expected 0000000000000001, got 1000000000000001
# ERROR: Address adc0_reg, expected 0000000000010000, got 1000000000010000
# ///////////////////////////////////
# ERROR: Address adcl_reg, expected 0000000000000000, got 0000000000000000
# ERROR: Address adcl_reg, expected 1111111111111111, got 1111111111111111
# ERROR: Address adcl_reg, expected 1000000000000000, got 0000000010000000
# ERROR: Address adcl_reg, expected 0100000000000000, got 0000000001000000
# ERROR: Address adcl_reg, expected 0000000000000001, got 0000000100000000
# ERROR: Address adcl_reg, expected 0000000000010000, got 0001000000000000
# ///////////////////////////////////
# ERROR: Address temp_sensor0_reg, expected 0000000000000000, got 0000000000000000
# ERROR: Address temp_sensor0_reg, expected 1111111111111111, got 1111111111111110
# ERROR: Address temp_sensor0_reg, expected 1000000000000000, got 0000000000000000
# ERROR: Address temp_sensor0_reg, expected 0100000000000000, got 1000000000000000
# ERROR: Address temp_sensor0_reg, expected 0000000000000001, got 0000000000000010
# ERROR: Address temp_sensor0_reg, expected 0000000000010000, got 0000000000100000
# ///////////////////////////////////
# ERROR: Address temp_sensor1_reg, expected 0000000000000000, got 0000000000000000
# ERROR: Address temp_sensor1_reg, expected 1111111111111111, got 1111111111111111
# ERROR: Address temp_sensor1_reg, expected 1000000000000000, got 1000000000000000
# ERROR: Address temp_sensor1_reg, expected 0100000000000000, got 0100000000000000
# ERROR: Address temp_sensor1_reg, expected 0000000000000001, got 0000000000000001
# ERROR: Address temp_sensor1_reg, expected 0000000000010000, got 0000000000010000
# ///////////////////////////////////
# ERROR: Address analog_test, expected 0000000000000000, got 0000000000000000
# ERROR: Address analog_test, expected 1111111111111111, got 1111111111111111
# ERROR: Address analog_test, expected 1000000000000000, got 1000000000000000
# ERROR: Address analog_test, expected 0100000000000000, got 0100000000000000
# ERROR: Address analog_test, expected 0000000000000001, got 0000000000000001
# ERROR: Address analog_test, expected 0000000000010000, got 0000000000010000
# ///////////////////////////////////
# ERROR: Address digital_test, expected 0000000000000000, got 0000000000000000
# ERROR: Address digital_test, expected 1111111111111111, got 0000000000000000
# ERROR: Address digital_test, expected 1000000000000000, got 0000000000000000
# ERROR: Address digital_test, expected 0100000000000000, got 0000000000000000
# ERROR: Address digital_test, expected 0000000000000001, got 0000000000000000
# ERROR: Address digital_test, expected 0000000000010000, got 0000000000000000
# ///////////////////////////////////
# ERROR: Address amp_gain, expected 0000000000000000, got 0000000000010000
# ERROR: Address amp_gain, expected 1111111111111111, got 0000000000010000
# ERROR: Address amp_gain, expected 1000000000000000, got 0000000000010000
# ERROR: Address amp_gain, expected 0100000000000000, got 0000000000010000
# ERROR: Address amp_gain, expected 0000000000000001, got 0000000000010000
# ERROR: Address amp_gain, expected 0000000000010000, got 0000000000010000
# ///////////////////////////////////
# ERROR: Address digital_config, expected 0000000000000000, got 0000000000000000
# ERROR: Address digital_config, expected 1111111111111111, got 0111111111111111
# ERROR: Address digital_config, expected 1000000000000000, got 0000000000000000
# ERROR: Address digital_config, expected 0100000000000000, got 0100000000000000
# ERROR: Address digital_config, expected 0000000000000001, got 0000000000000001
# ERROR: Address digital_config, expected 0000000000010000, got 0000000000010000
# ///////////////////////////////////
# Correct:          30, Error:          27
# ** Note: $stop    : 4_buggy_reg_tb.sv(99)
#   Time: 130 ns   Iteration: 1   Instance: /config_reg_tb
# Break in Module config_reg_tb at 4_buggy_reg_tb.sv line 99
```