

# Relatório

Link do GitHub:

<https://github.com/almeidarodrigo04/Pratica-em-Sistemas-Digitais-Atividade-1>

Felipe Felipe Camargo Cerri - 15451119


Rodrigo Silva de Almeida - 15645380

27 de Agosto de 2024


## Parte I

Nessa parte, simulamos o código em VHDL fornecido pelo PDF da atividade.


### 1- RTL viewer




## 2 - Technology Map Viewer - várias LUT's




## 3 - Technology Map Viewer - sem os “keep’s” - só uma LUT



#### 4 - Simulação de onda, mostrando a natureza de armazenamento de memória do circuito



#### 5 - Outra foto do simulador de onda




# Parte II


## Gated D Latch

- D muda o valor guardado pela memória apenas quando o clock está em 1, ou seja, o clock é sensível ao nível


1 - RTL viewer



2 - Foto do esquemático



3 - Simulação de ondas da parte 2




# Parte III


## Master-Slave D flip-flop

- D altera a memória apenas quando o clk vai de 0 para 1, ou seja, o clock é sensível a borda (nesse caso positiva, positive edge-triggered)


### 1 - Esquemático do projeto



### 2 - Technology Map Viewer




### 3 - Simulação de ondas da parte 3



# Parte IV

Implementação de um D-Latch, um positive-edge triggered D flip-flop e um negative-edge triggered D flip-flop, todos compartilhando os mesmos 2 inputs (D e Clk)


## 1 - Simulação de onda




## 2 - Código em VHDL

```
part4.vhd
1  LIBRARY IEEE;
2  use IEEE.std_logic_1164.all;
3
4  entity part4 is
5      port (
6          D: in std_logic;
7          Clk: in std_logic;
8          Qb1: out std_logic;
9          Qa1: out std_logic;
10         Qb2: out std_logic;
11         Qa2: out std_logic;
12         Qb3: out std_logic;
13         Qa3: out std_logic;
14     );
15 end entity part4;
16
17 architecture Behaviour of part4 is
18 begin
19     process(D, Clk)
20     begin
21         if Clk = '1' then
22             Qb1 <= D;
23             Qa1 <= not D;
24         end if;
25         if rising_edge(Clk) then
26             Qb2 <= D;
27             Qa2 <= not D;
28         end if;
29         if falling_edge(Clk) then
30             Qb3 <= D;
31             Qa3 <= not D;
32         end if;
33     end process;
34 end architecture;
```

### 3 - RTL viewer



### 4 - Technology Map Viewer







# Parte V

Implementação de um somador de palavras de 8 bits com uso de flip-flop'


1 - Esquemático dos flip-flops usados (guarda os valores de A e B)



## 2 - Adder de palavras de 8 bits



### 3 - Pinos utilizados na FPGA



### 4 - Esquemático do display

