


# Generator-Based Custom SoC Design For Numerical Data Analysis

Alon Amid






Berkeley  
Architecture  
Research





# Motivation




Moore's Law  
is dead


My Solution





# Motivation



Distribute  
(Use more computers!)  
Increase Scale



Many other solutions:  
New devices,  
Quantum computing,  
....




Heterogenous/Custom Hardware  
(Use more specialized computers!)  
Increase Efficiency



# We Need All!


Good:

Distributed



Unlimited Parallel Compute+Memory

Bad:




Unlimited Energy Cost

Specialized/Custom



Energy Efficiency + On-Chip Bandwidth




Limited Area / Off-Chip Bandwidth




# The Integrated SoC

- The custom SoC increasingly adopted in “general purpose” computing
  - Behavior of a disruptive technology, as characterized by “The Innovator’s Dilemma”



<https://www.anandtech.com/show/16226/apple-silicon-m1-a14-deep-dive/4>



Innovator's Dilemma, Clayton Christensen



# This Talk

- How to build custom SoCs ?
  - Open-source generators
  - Design flows
  - Chipyard
- Customizing an SoC for numerical data analysis applications
  - SoC customization
  - Flexibility: From deep learning to traditional linear algebra
  - Software stack
  - Hardware/Software co-design



# Trends in Open Source Hardware

- Organization/Specifications: RISC-V, CHIPS Alliance, OpenHW
- Community: LowRISC, FOSSI
- Academia: PULP Platform, OpenPiton, ESP
- Government: DARPA POSH
- Industry: WD SWERVE, NVIDIA NVDA
- Tools: Verilator, Yosys, OpenRoad
- Fabrication: Skywater 130nm



**OPENHW**  
PROVEN PROCESSOR IP

OpenHW Group →  
Jun 06, 2019, 04:00 ET

OpenHW Group Created and  
Announces CORE-V Family of  
Open-source Cores for Use in  
Volume Production SoCs


GROUP  
TM  
Executive Director of the RISC-V Foundation, leads

**MICROPROCESSOR report**  
Insightful Analysis of Processor Technologies

Nvidia Shares Its Deep Learning  
Xavier Neural-Network Accelerator Now Available as Open Source

March 26, 2018

By Mike Demler



DARPA launches POSH project for open source hardware blocks  
Jul 26, 2018 — by Eric Brown — 1151 views

Please share: [Twitter](#) [Facebook](#) [LinkedIn](#) [Reddit](#) [Pinterest](#) [Email](#)

DARPA announced the first grants for its \$1.5 billion Electronic Resurgence Initiative for accelerating chip development. More than \$35 million went to a "Posh Open Source Hardware" project for developing and verifying hardware IP.

Western Digital's RISC-V "SweRV" Core Design Released For Free

by Anton Shilov on February 15, 2019 11:30 AM EST

Posted in Storage | CPUs | SSDs | Western Digital | RISC-V



14  
Comments  
+ Add A Comment





# Building An Open Source RISC-V System

Cool! I want to build an  
Open-Source custom  
RISC-V SoC.  
What do I need to do?

Have you heard of this Free and  
Open RISC-V thing? It should be  
so easy to build real systems now

I think I heard of some stuff from  
Berkeley (Rocketchip? Chisel?),  
also OpenPiton, and PULP



# Building An Open Source RISC-V System

- Processor core IP
- Supporting system IP (memory system, peripherals, buses, etc.)
- Integrate custom blocks
- Write appropriate software
- Verify using bare-metal simulation
- Validate full-system
- Physical design
- Test environment
- Fabrication





# Hardware Generators

Instead of writing Verilog instances

```
module MeshPE
#(parameter INPUT_BITWIDTH, OUTPUT_BITWIDTH)
(
    input                      clock,
    input                      reset,
    input signed [OUTPUT_BITWIDTH-1:0]      in_a,
    input signed [OUTPUT_BITWIDTH-1:0]      in_b,
    input                      in_control_dataflow,
    input                      in_valid,
    output reg signed [OUTPUT_BITWIDTH-1:0] out_a,
    output reg signed [OUTPUT_BITWIDTH-1:0] out_c,
    output reg signed [OUTPUT_BITWIDTH-1:0] out_b,
    output reg                      out_control_dataflow,
    output reg                      out_valid
);

always @ (posedge clock) begin
    if (reset)
        begin
            out_control_dataflow <= 1'b0;
            out_a <= {OUTPUT_BITWIDTH{1'b0}};
            out_valid <= 1'b0;
        end
    else
        begin
            out_control_dataflow <= in_control_dataflow;
            out_a <= in_a;
            out_valid <= in_valid;
        end
end
end
```

Write a program that generates Verilog

```
class PE[T <: Data](inputType: T, outputType: T,
                     accType: T, df: Dataflow.Value,
                     latency: Int,
                     max_simultaneous_matmuls: Int)
  (implicit ev: Arithmetic[T]) extends Module {

  val io = IO(new Bundle {
    val in_a = Input(inputType)
    val in_b = Input(outputType)
    val in_d = Input(outputType)
    val out_a = Output(inputType)
    val out_b = Output(outputType)
    val out_c = Output(outputType)

    val in_control = Input(new PEControl(accType))
    val out_control = Output(new PEControl(accType))

    val in_id = Input(UInt(log2Up(max_simultaneous_matmuls).W))
    val out_id = Output(UInt(log2Up(max_simultaneous_matmuls).W))
  })

  val cType = if (df == Dataflow.WS) inputType else accType


  val a  = ShiftRegister(io.in_a, latency)
  val b  = ShiftRegister(io.in_b, latency)

  io.out_a := a
  io.out_control.dataflow := dataflow
  io.out_control.propagate := prop
  io.out_control.shift := shift
}
```



# Building An Open Source RISC-V System

A lot of RISC-V & generator-related open source hardware projects out there



**Goal:**

Make it easy for small teams to  
**design, integrate, simulate, and tape-out** a custom SoC



# Chipyard

## Chipyard

### Tooling

Chisel

FIRRTL

RISC-V

FireMarshal

### Rocket Chip

#### Generators

Rocket Core

BOOM Core

Accelerators

TileLink

Caches

Peripherals

Diplomacy

Configuration System

Verilog IP

### Flows

FireSim


HAMMER

Software RTL Simulation

FPGA-shells




# How is this integrated? Generators!





# How is this integrated? Generators!


- Everything starts from a generator configuration
- Generators written in Chisel
- Generator SoC basic component libraries (enable integration)
  - Rocket Chip
  - Diplomacy
- Higher level generator libraries: BOOM, Inclusive Cache, SiFive Blocks, Accel.
- Generators can integrate third-party Verilog instance IP
- Generators lead from IP to design flows





# How is this integrated? Generators!


- Elaboration and Transformation
- Internals: FIRRTL – IR enables automated manipulation of the hardware description
- Externals: I/O and Harness Binders – pluggable interface functions enable automated targeting of different external interface requirements





# How is this integrated? Generators!


- Design flows
  - Software RTL Simulation
  - FPGA-Accelerated Emulation
  - FPGA Prototyping
  - VLSI Implementation
- Makefile based automation of transition between design flows
- Flow-specific collateral generation (Harnesses, drivers, configuration and constraint files, etc.)





# Software


- Hardware alone is not enough
- Custom SoCs require custom software
- Different platforms require different firmware
- Chipyard codifies custom software handling
  - Toolchains
  - Reproducible software generation and management flows using FireMarshal





# HW/SW Co-Design

- Chipyard + FireSim enable new levels of HW/SW co-design
- Full-system design space exploration
  - Multi-core, multi-accelerator, multi-threaded SoC configurations
  - Full software stacks. Pre-silicon Linux, SPECInt with reference inputs
- Profiling and performance tuning
  - Auto-generated header files
  - Out-of-band performance counters
  - Hardware logging levels (triggers)




# Customizing an SoC for Numerical Data Analysis Workloads



# Numerical Data Analysis

- Sensors everywhere are generating data
  - Logs (both cloud and edge)
  - Cyber-physical sensors (gyro, microphones, cameras, LIDAR, RADAR, temperature, GPS)
- Data Science as an emerging paradigm, more than just DNNs:
  - Linear models and regressions
  - Dimensionality reduction
  - Data-mining / unsupervised Learning
  - Graph Analysis
  - Deep learning
- **Lots of dense linear algebra**




Conway's Van Diagram [1]



# SoC for Data Analysis Workloads

- Customize an SoC for numerical data analysis - start with a basic core and memory system

```
class DataSoC extends Config(
    new freechips.rocketchip.subsystem.
        WithInclusiveCache(nBanks=4) ++
    new chipyard.config.AbstractConfig)
```






# SoC for Data Analysis Workloads

Compute-intensive workloads require a high performance CPU

- 3-wide BOOM configuration, 12-stage out-of-order core

```
class DataSoC extends Config(
    new boom.common.WithNLargeBooms(1)      ++
    new freechips.rocketchip.subsystem.
        WithInclusiveCache(nBanks=4)      ++
    new chipyard.config.AbstractConfig)
```






# SoC for Data Analysis Workloads

Need to process element-wise vector operations

- Add a data-parallel vector unit
- Hwacha – **temporal** vector-fetch architecture

```
class DataSoC extends Config(
    new hwacha.DefaultHwachaConfig          ++
    new boom.common.WithNLargeBooms(1)        ++
    new freechips.rocketchip.subsystem.
        WithInclusiveCache(nBanks=4)         ++
    new chipyard.config.AbstractConfig)
```






# SoC for Data Analysis Workloads

What about matrix operations?

```
class DataSoC extends Config  
    new hwacha.DefaultHwachaConfig          ++  
    new boom.common.WithNLargeBooms(1)        ++  
    new freechips.rocketchip.subsystem.  
        WithInclusiveCache(nBanks=4)          ++  
    new chipyard.config.AbstractConfig)
```





# Customization

**Customize (transitive verb) - Modify (something) to suit a particular individual or task.**

*Oxford Dictionary*


My interpretation:

- Don't build from scratch
- Re-use existing system blocks
- For example, re-use a DNN accelerator as a matrix engine



# DNN Accelerators

- Primary compute operations:
  - GEMM
  - GEMV
  - CONV
- Fused operations:
  - Pooling
  - Activation function (ReLU / Sigmoid)
- Data re-use
  - Scratchpad
  - Accumulators
- Numerics: 1-bit, Int8, Int16, FP16, Bfloat16, FP32





# DNN Accelerators

- Primary compute operations:
  - GEMM
  - GEMV
  - CONV
- Fused operations:
  - Pooling
  - Activation function (ReLU / Sigmoid)
- Data re-use
  - Scratchpad
  - Accumulators
- Numerics: 1-bit, Int8, Int16, FP16, Bfloat16, FP32

Common dense linear  
algebra operations.  
Not restricted to just DNNs!






# SoC for Data Analysis Workloads

Need to handle matrix operations, so add a deep learning accelerator with a spatial matrix multiplication unit

- Gemmini – Spatial-array DNN accelerator

```
class DataSoC extends Config
    new gemmini.DefaultGemminiConfig
        (gemmini.GemminiFPConfigs.
            BF16DefaultConfig)
    new hwacha.DefaultHwachaConfig
    new boom.common.WithNLargeBooms(1)
    new freechips.rocketchip.subsystem.
        WithInclusiveCache(nBanks=4)
    new chipyard.config.AbstractConfig)
```





# Customize DNN Accelerator

```
val defaultConfig =
    GemminiArrayConfig[SInt, Float, Float] (
        opcodes = OpcodeSet.custom3,
        tileRows = 1,
        tileColumns = 1,
        meshRows = 16,
        meshColumns = 16,
        ...
        dataflow = Dataflow.BOTH,
        inputType = SInt(8.W),
        outputType = SInt(20.W),
        accType = SInt(32.W),
        acc_read_full_width = true,
        acc_read_small_width = false,
        pe_latency = 0,
    )
```

```
val defaultFPConfig =
    GemminiArrayConfig[Float, Float, Float] (
        opcodes = OpcodeSet.custom3,
        tileRows = 1,
        tileColumns = 1,
        meshRows = 8,
        meshColumns = 8,
        ...
        dataflow = Dataflow.WS,
        inputType = Float(8, 8),
        outputType = Float(8, 8),
        accType = Float(8, 24),
        acc_read_full_width = true,
        acc_read_small_width = true,
        pe_latency = 2,
    )
```



# What about software?

*“Because many tasks on mobile phones are run on specialized processors, Apple has hundreds of programmers who work to ensure the compatibility of Apps across iPhone generations.” [1]*

*“Software Is The Hardest Word. Popular AI applications and frameworks are built on Nvidia CUDA. Accelerator vendors must port these applications to their chips.*

*Most don’t offer full compatibility.*


*Thus, customer applications often fail to compile at first. Even after compiling, performance may not be optimized” [2]*

[1] Neil C. Thompson and Svenja Spanuth “The Decline of Computers as a General Purpose Technology: Why Deep Learning and the End of Moore’s Law are Fragmenting Computing”

[2] Linley Gwennap, “Application-Specific Accelerators Extend Moore’s Law”, Keynote, Linley Fall Processor Conference 2020.



# Accel. Integration into DNN Stack





# Gemmini SDK

```
val defaultFPConfig =
    GemminiArrayConfig[Float, Float, Float](
        opcodes = OpcodeSet.custom3,
        tileRows = 1,
        tileColumns = 1,
        meshRows = 8,
        meshColumns = 8,
        ...
        dataflow = Dataflow.WS,
        inputType = Float(8, 8),
        outputType = Float(8, 8),
        accType = Float(8, 24),
        acc_read_full_width = true,
        acc_read_small_width = true,
        pe_latency = 2,
    )
```

```
#ifndef GEMMINI_PARAMS_H
#define GEMMINI_PARAMS_H

#define XCUSTOM_ACC 3
#define DIM 8
#define ADDR_LEN 32
#define BANK_NUM 4
#define BANK_ROWS 4096
#define ACC_ROWS 2048
#define MAX_BYTES 64
#define MAX_BLOCK_LEN (MAX_BYTES/(DIM*2))
#define MAX_BLOCK_LEN_ACC (MAX_BYTES/(DIM*4))

typedef uint16_t elem_t;
#define ELEM_T_IS_LOWPREC_FLOAT
typedef float acc_t;

#define ELEM_T_IS_FLOAT
#define ELEM_T_EXP_BITS 8
#define ELEM_T_SIG_BITS 8
#define ACC_T_EXP_BITS 8
#define ACC_T_SIG_BITS 24
typedef uint16_t elem_t_bits;
typedef uint32_t acc_t_bits;


#define HAS_MVIN_SCALE
typedef float scale_t;
typedef uint32_t scale_t_bits;

#define ACC_READ_SMALL_WIDTH
#define ACC_READ_FULL_WIDTH

...
```




# Numerical Computing Stack






# Numerical Computing Stack






# Numerical Computing Stack






# Numerical Computing Stack





# BLAS

- “All roads lead to ~~Rome~~ BLAS”
  - BLAS-1 – vector operations
  - BLAS-2 – matrix-vector operations
  - BLAS-3 – matrix-matrix operations
- Widely-adopted API (together with LAPACK):
  - ABI compatibility
- Accepted Nomenclature (**XYYZZZ\_**):
  - X – datatype
  - YY – matrix type
  - ZZZ – computation type
- Self-documenting decomposition for high-level numerical algorithms




<https://www.openculture.com/2018/05/an-interactive-map-shows-just-how-many-roads-actually-lead-to-rome.html>



# BLIS [1]

- Based on the Goto/BLIS algorithm [2]
  - Like OpenBLAS/GotoBLAS
  - Streaming into L1 rather than keeping data in L1
  - Packing into block-panel structure
- Portable, Template-based, Open-source
  - Architecture-specific code encapsulated in microkernels
  - Three compute micro-kernels: GEMM, TRSM, GEMMTRSM
  - Other kernels can be overrides for specific architectures
- Generates a complete optimized BLAS API implementation




[1] Field G. Van-Zee, and Robert A. van de Geijn “BLIS: A Framework for Rapidly Instantiating BLAS Functionality”, *ACM Transactions on Mathematical Software (TOMS)* 41.3 (2015): 1-33.

[2] Goto, Kazushige, and Robert A. van de Geijn. "Anatomy of high-performance matrix multiplication." *ACM Transactions on Mathematical Software (TOMS)* 34.3 (2008): 1-25.



# Will it work out-of-the-box? (No)





# Accelerator Numerics

- BLAS is only floating point
- Accelerator numerics
  - Edge DNN accelerators likely to have Int8, FP16 or BF16
- Would low precision work for general-purpose workloads?
  - Should be sufficient for basic statistics (depending on data precision)
  - Probably shouldn't use for weather/nuclear simulations
  - Numerical stability

	Matrix Multiplication Accelerator Numerics						
	Int4	Int8	Int16	fp16	bf16	fp32	tf32 <sup>1</sup>
NVIDIA Volta TensorCore	✓	✓		✓			
NVIDIA Ampere TensorCore	✓	✓	✓	✓	✓	✓	✓
Google TPUs v1			✓				
Google TPUs v2							✓
Google TPUs v3							✓
Intel AMX			✓				✓
AWS Inferentia		✓		✓		✓	
AWS Trainium							
Qualcomm Hexagon <sup>2</sup>		✓					
Huawei Da Vinci <sup>3</sup>		✓					✓
MediaTek APU 3.0			✓	✓	✓		
NVIDIA DLA <sup>4</sup>		✓	✓				✓
Samsung NPU <sup>5</sup>		✓					
Tesla NPU		✓					




# BLAS Numerics

- BLAS does not have a standard low-precision API
- How do current HPC applications deal with low precision?
  - End-to-end mixed precision algorithms (“under the hood”) [1]
  - Application-level static analysis and explicit replacement (Precimonious [2])
- We would like to integrate at the BLAS level for transparent integration with higher-level apps (NumPy, etc.)

[1] Azzam Haidar et al. “Harnessing GPU tensor cores for fast FP16 arithmetic to speed up mixed-precision iterative refinement solvers


[2] C. Rubio-Gonzalez et al. “Precimonious: Tuning assistant for floating-point precision”





# BLAS Numerics



- RELAXED\_NUMERICS environment variable
  - Coarse-grain control
  - Not all applications actually need single-precision (depends on source data precision)
  - Maintain a single-precision API, but perform GEMM computation in BF16 if RELAXED\_NUMERICS environment is true
  - Automatically fallback on FP32 in vector unit
- Enables transparent integration with deep legacy software stack





# BLAS Data Layout


- Data layout: row-major vs column-major
  - Gemmini assumes row-major
  - Transposed computation in BLAS
- Hardware Transposer in Gemmini
  - Was already there for OS dataflow
  - Low-cost (1% compared to compute array area). Just need to expose to software





# BLIS


- Kernels vs. Micro-kernels
  - GEMM
  - TRSM
  - TRMM, SYMM, SYRK, etc.
- Micro-kernel: good and bad
  - Good: Generalized for multiple BLAS-3 kernels
  - Bad: Assumes fixed-size hardware support (not good for variable length vectors or zero-padded matrix units with hardware sequencers)
- Kernel:
  - Good: Optimized end-to-end
  - Bad: Development time for each new uarch





# BLIS



- On-the-fly conversion vs. L2 pack+convert
  - TPU vs. Intel AMX
  - DMA bandwidth vs. vector unit conversion bandwidth and fencing
  - Hardware controller flow continuity and Gemmini latency-hiding
- Zero padding
  - Hardware-padding in kernel
  - Software-padding for micro-kernel, due to fixed ukernel size





# BLIS



- And more....
  - Small Matrices
  - BLAS-3 - Register blocking size
  - TRSM





# BLAS-3 Performance


- GEMM: 95-98% Utilization
- TRMM/SYRK/SYMM
  - Micro-kernel-based implementations
  - 60%-70% utilization on 8x8 Gemmini
  - 80%-90% utilization on 4x4 Gemmini
- Need large matrices for good utilization
  - >1000 for GEMM
- Residual norm  $\sim 10^{-5} - 10^{-7}$





# Matrix Decompositions

- Matrix decompositions as core linear algebra kernels
  - LU and Cholesky decompositions for linear system solve
  - QR, SVD for least squares solutions and low-rank approximation
- Diminishing returns with matrix unit compared to vector unit
  - Amdahl's Law
  - 1.9x-3.8x speedup using vector unit over scalar processor
  - 1.06x-1.3x speedup using 4x4 Gemmini over vector unit
  - 1.05x – 1.18 speedup using 8x8 Gemmini over 4x4 Gemmini




Matrix decompositions on 1600x1600 square matrix



# Matrix Decompositions

- SVD – bidiagonalization limited to BLAS-2
  - ~50% of the operation count
  - Limited speedup to ~2x (Amdahl's law)
- Cholesky – slowdown with Gemmini
  - Micro-kernels in BLIS
  - Recursive LAPACK algorithms





Matrix decompositions on 1600x1600 square matrix



# Python Apps


- SciPy and Scikit-Learn
  - Full-stack applications
  - Data-scientist perspective
- Speedups similar to matrix decompositions
- PCA
  - Randomized SVD => higher speedup than SVD.
- Linear Models
  - Ridge slowdown
  - Scikit-learn LinearRegression vs. LAPACK GELS least squares





# But.....


- Are DNN accelerators actually a good fit for general numerical data analysis matrix operations?
- The arithmetic intensity of BLAS-3 operations in general numerical data analysis kernels is much lower than DNN models
  - More smaller matrices
  - More rectangular matrices





# But.....


- Example ResNet-50 matrix shapes (batch size 1):
  - $m=784, n=512, k=256$
  - $m=784, n=256, k=512$
- Example QR decomp. matrix shapes (block size 32):
  - $m=7096, n=305, k=32$
  - $m=305, n=32, k=7096$
  - $m=7192, n=7192, k=32$
  - $m=7192, n=32, k=7192$
  - $m=7192, n=32, k=32$





# But.....


- While relatively low arithmetic intensity can *easily* saturate a typical 1D vector unit, many low arithmetic-intensity shapes becomes memory bound when using a DNN accelerator such as Gemmini.
- Scheduling becomes important
  - Static scheduling
  - Dynamic scheduling
- Hardware scheduling using accelerator controller





# Gemmini Hardware Controller


- Fine-grained instructions (RISC) vs. coarse-grained instructions (CISC)
- Finite-state machine implementation
  - Hardware-managed scheduling
  - Hardware-managed operation dispatch
  - Hardware-managed double buffering
- Scheduling resource allocation managed through software-controller and feedback-controlled arbiters.
- Can we improve the FSM to better handle small, rectangular matrices?





# Static Scheduling


- Scheduling of memory load operations (A, B operands) in memory-bound workloads
- Managed in software (Programmable AWEIGHT)
  - Coarse-grained
  - Domain-knowledge
- Managed in hardware (adaptive policy)
  - Based on FSM iterator values
  - 2 muxes and 2 comparators
- Simple hardware policy is sufficient and better





# Dynamic Scheduling

- Variable memory tail-latency
  - Caches
  - DRAM scheduler
  - Fabric
- Double-buffering => in-order execution
  - Decoupled access-execute
  - Double-buffering hides variable latency
- What if the matrix is too small to be double-buffered?
  - Out-of-order execution
  - Micro-threads





32x1000 times 1000x32 matrix multiplication  
With different starting cache state



# Dynamic Scheduling

- OoO in accelerator controller
  - Dependencies within the static schedule on a single cache line
  - Load issuing can remain in-order, only execute/store OoO
- Commutativity of accumulation => hardware-controlled micro-threads
  - Allocation of reservation station resources between micro-threads
- Results demonstrate tolerance to tail latency at the beginning of execution, but not at the end of execution
  - Only 2%-10% overall utilization drop due to tail latency, as opposed to 10%-30%




# Conclusion (Technical Portion)



# Summary

- Custom SoC Design
  - Open-source & generator-based IP
  - Chipyard
  - Multi-flow framework
  - HW/SW co-design
- Customization for Numerical Data Analysis
  - SoC with 1D + 2D data-parallel accelerators
  - Secondary-use of DNN accelerator
  - Software mapping
  - Customization based for small, rectangular matrices for numerical data analysis algorithms





# Education and Open Source

- The “non-research” aspects that consumed 90% of time
- Open Source Academic Artifacts
  - Longevity of an academic software artifact beyond the paper deadline
  - User support
  - Documentation
- Education
  - Gemmini in class
  - Chipyard in classes
  - Enabling cross-class collaboration without excessive pre-requisites

The image shows two screenshots of documentation websites. On the left is the FireSim documentation, featuring a blue header with the FireSim logo and a search bar. Below the header is a sidebar with a 'GETTING STARTED' section containing links to basic concepts, setup, simulation, and advanced topics. On the right is the Chipyard documentation, with a similar layout. It includes a large 'CHIPYARD' logo, a 'Welcome to Chipyard's documentation!' message, and sections for 'Quick Start', 'Requirements', and a warning about Linux compatibility. Both sites mention their open-source nature and integration with other tools.

