Circuitos Integrados y Microelectrónica Grado en Ingeniería en Tecnologías de Telecomunicación

First Partial Exam. Year 2023-2024
March 18th 2024

## Exercise 1 (40 min, 4 pt).

For the following digital circuit described in VHDL:

- 1. Complete the sensitivity lists for processes P1 and P2.
- 2. Complete the declarations for the signals in the architecture.
- 3. Draw the hardware resulting of P2 logic synthesis. How many flip-flops are required?
- 4. Complete the TestBench below. It should generate a Clk with 20ns Period and activate the input signal *NewSampleIn* during a Clk cylcle with 120 ns between activations.

```
-----
-- DESIGN
______
library IEEE;
  use IEEE.std logic 1164.all;
  use IEEE.numeric std.all;
entity ADDR GEN MEM is
 port (
  Clk
             : in std logic;
           : in std_logic;
   NewSampleIn : in std_logic;
   MemAddrBus : out unsigned(7 downto 0);
   SamplesCount : out unsigned(7 downto 0);
   EndOfMemory : out std_logic);
end ADDR GEN MEM;
______
architecture Behavioural of {\tt ADDR\_GEN\_MEM} is
 signal sMemAddressRow
 signal sMemAddressColumn :
 signal sSamplesCount
 SamplesCount <= to unsigned(sSamplesCount/2,8);</pre>
 MemAddrBus <= sMemAddressRow & sMemAddressColumn;
EndOfMemory <= '1' when (sMemAddressColumn AND sMemAddressRow) = "1111" else
'0';
 P1: process (
                             )
 begin
   if Reset = '1' then
     sSamplesCount <= (others => '0');
   elsif Clk'event and Clk = '1' then
    if NewSampleIn = '1' then
      if sSamplesCount = 255 then
          sSamplescount <= 0;
        else
          sSamplesCount <= sSamplesCount + 1;
        end if;
    end if;
   end if;
 end process P1;
```

## Universidad Carlos III de Madri

Departamento de Tecnología Electrónica

First Partial Exam. Year 2023-2024
March 18th 2024

```
P2: process(
                                    )
 begin
   if Reset = '1' then
     sMemAddressRow <= (others => '0');
sMemAddressColumn <= (others => '0');
    elsif Clk' event and Clk = '1' then
      if NewSampleIn = '1' then
       if sMemAddressColumn = "1111" then
       sMemAddressColumn <= (others => '0');
       if sMemAddressRow = "1111" then
         sMemAddressRow <= (others => '0');
       else
             sMemAddressRow <= sMemAddressRow + 1;</pre>
       end if;
        else
          sMemAddressColumn <= sMemAddressColumn + 1;</pre>
        end if;
     end if:
   end if;
 end process P2;
end Behavioural;
-- TEST BENCH
library IEEE;
  use IEEE.std_logic_1164.all;
  use IEEE.numeric std.all;
entity Ej1_tb is
end Ej1_tb;
architecture Behavioural of ej1_tb is
 component ADDR GEN MEM is
 port (
                : in std logic;
   Clk
            : in std_logic;
    Reset
   NewSampleIn : in std_logic;
   MemAddrBus : out unsigned(7 downto 0);
SamplesCount : out unsigned(7 downto 0);
   EndOfMemory : out std logic
  );
  end component;
  signal Clk
                      : std_logic;
 signal SamplesCount : unsigned(7 downto 0);
  signal EndOfMemory : std logic;
begin
 UUT: ADDR GEN MEM
 port map(
   Clk
                 => Clk,
                 => Reset,
   Reset
   NewSampleIn => NewSampleIn,
   MemAddrBus
                  => MemAddrBus,
    SamplesCount => SamplesCount,
   EndOfMemory => EndOfMemory);
end Behavioural;
```

## Circuitos Integrados y Microelectrónica Grado en Ingeniería en Tecnologías de Telecomunicación

First Partial Exam. Year 2023-2024
March 18th 2024

## Problem 2 (50 min, 6 pto)

We want to design a digital circuit that processes data according to the following equation:

$$A = \frac{1}{2W} \sum_{i=0}^{W-1} (l_0 * cnt_{i+1} + l_1 cnt_i)^2,$$

Where W corresponds to the number of samples to be processed in each iteration, in this case 128 samples, the input data (cnt) is represented in natural binary with 8 bits and I0 and I1 correspond to adjustment coefficients with values 0.65 and 0.39.

The system has a 100 kHz clock (Clk) to perform the operations, an asynchronous initialization signal (rst), and an 8-bit data input (Data\_in) where a new input data *cnt* enters with each clock cycle. The circuit output Data\_out represents the final value of A after processing W samples. The R\_ready output indicates the presence of a new valid output data. The circuit entity is as follows:

Translated with DeepL.com (free version)

```
entity problem2 is
  generic(W:integer:=128);
  port (
    Clk    : in std_logic;
    rst    : in std_logic;
    Data_in    : in unsigned(7 downto 0);
    R_ready    : out std_logic;
    Data_out    : out unsigned(X downto 0));
end problem2;
```

Answer the following questions in a reasoned way:

- 1. Express so that it can be implemented using integer numbers and using divisions by powers of 2. Required coefficients are to be implemented with 8-bit unsigned numbers. Justify your answer.
- 2. Calculate the number of bits required at the output to accurately represent the result. Justify your answer
- 3. A serial architecture must be implemented. Draw it at the Register Transfer Level (RTL), indicating the number of bits for each signal. Name the intermediate signals in this diagram and use the same names in the VHDL description in the following section as required.
- 4. Describe in VHDL the proposed architecture, including:
  - a. Describe the declaration of signals needed to store partial and final results.
  - b. Describe the sequential process that registers the input data.
  - c. Describe the intermediate operations using concurrent assignments or combinational processes.
  - d. Describe the accumulator needed to store the result during W samples.
  - e. Describe the counter that allows us to keep track of the W samples.
- 5. The following synthesis results have been obtained for three different circuit architectures: parallel, serial, and pipeline. Identify each of them by comparing each parameter presented in the table and justify your answer.

Arquitecture	Α	В	С
LUTs	5615	5630	4000
FFs	330	200	310
Tclk (ns)	9.8	20	11.2