




Universidad
Carlos III de Madrid
www.uc3m.es

MOS technologies: review

Ideal inverter




$$R_i = \infty$$

$$R_o = 0$$


$$\text{Fanout} = \infty$$

$$NM_H = NM_L = V_{DD}/2$$



Real inverter




Inverter: operation




CMOS inverter



CMOS inverter : delays





(a) Low-to-high




(b) High-to-low

$$t_{pHL} = f(R_{on} \cdot C_L) \\ = 0.69 R_{on} C_L$$



CMOS inverter: pmos loads




$$\begin{aligned} V_{in} &= V_{DD} + V_{GSp} \\ I_{Dn} &= -I_{Dp} \\ V_{out} &= V_{DD} + V_{DSp} \end{aligned}$$




$$\begin{aligned} V_{in} &= V_{DD} + V_{GSp} \\ I_{Dn} &= -I_{Dp} \end{aligned}$$



CMOS inverter: transfer function




CMOS inverter: transfer function



CMOS inverter

$$\beta_n = \frac{\epsilon_0 \cdot \epsilon_{ais}}{D} \mu_n \frac{W_n}{L_n} = K \mu_n \frac{W_n}{L_n}$$

$$\beta_p = \frac{\epsilon_0 \cdot \epsilon_{ais}}{D} \mu_p \frac{W_p}{L_p} = K \mu_p \frac{W_p}{L_p}$$




CARACTERÍSTICA DE TRANSFERENCIA, EN FUNCIÓN DE LA RELACIÓN β_n/β_p

NAND CMOS

A	B	Out
0	0	1
0	1	1
1	0	1
1	1	0


Truth Table of a 2 input NAND gate




NOR CMOS

A	B	Out
0	0	1
0	1	0
1	0	0
1	1	0


Truth Table of a 2 input NOR gate



CMOS Gate



CMOS transmission gate



References

- Electrónica Digital. Dpto. Tecnología Electrónica. OCW UC3M
- Rabaey (Digital Integrated Circuits: A Design Perspective)