

# Circuit Simulation of digital circuits with VHDL

TEST BENCHES AND SIMULATION TOOLS


#### Outline


- ☐ Digital circuit simulation
- ☐ Simulating with VHDL
- ☐ Test bench design
  - Generating stimuli
  - Automatic checking
- ☐ Commercial tools: Modelsim



# Digital circuit simulation

☐ Functional validation: Verify that the design behaves according to the specifications.









# Digital circuit simulation

☐ Functional validation: Verify that the design behaves according to the specifications.



■ Necessary elements






# Digital circuit simulation: General issues

- ☐ Generate a set of inputs (stimuli) as much complete as possible
  - Checking all the specifications to meet by the circuit.
  - In case of FSMs (Finite State Machines), the circuit must pass through every possible state and cover any possible transition.
- Asynchronous initialization of the full system at the beginning of the circuit simulation
- Inputs should change at inactive clock edge.








- ☐ Advantages of using VHDL for simulation
  - VHDL was devised for simulating and specifying designs.
  - It supports automatic checking and sending information to the designer during the simulation (interactive checking)
  - It allows designers to model external interfaces at high level: modelling the external environment
  - Using files
  - Using delays and timings




☐ How does the digital simulator work (HDL)?:

Event simulation

Event simulation






☐ How does the digital simulator work (HDL)?:

#### **Event-driven simulation**


- \*When there is a change (event) in any of the signals included in the sensitivity list, the simulator kernel generates a list with pairs (event, instant).
- For a given simulation instant, the kernel is in charge of:
  - 1. Accessing the event list and executing the *process* statements with some pending event for the current instant.
  - 2. Updating the event list with the new events generated during the process execution.
  - 3. If some of the new events have been generated for the current instant, go again to 1. Otherwise, time simulation is incremented until the next instant with active events.






# Test bench design


#### ☐ Test bench: structure







# Waveform generation using concurrent statements




a <= '0', '1' AFTER 5 NS, '0' AFTER 15 NS;

- ☐ Concurrent assignment of a waveform
  - Sequence of clauses <value> AFTER <delay>
  - Delays are absolute (counted from the execution of the statement, typically at the beginning of the simulation)



#### WAIT statement

- ☐ Used to generate waveforms in sequential style (within a process)
- ☐ A WAIT statement suspends the execution of a process until a condition is met





# Two types of processes

# PROCESSES WITHOUT SENSITIVITY LIST

- Execution is suspended at the end of the process
- Execution resumes when an event happens in the sensitivity list
- WAIT statements are not allowed
- They can be synthesized

```
PROCESS (a, b)
BEGIN
s <= a AND b;
END PROCESS:
```


# PROCESSES WITH WAIT STATEMENTS

- Execution is cyclic and is only suspended when a WAIT statement is reached (there must be at least one WAIT statement)
- Sensitivity list is not allowed
- They cannot be synthesized

```
PROCESS
BEGIN
s <= a AND b;
WAIT ON a, b;
END PROCESS;
```



# Waveform generation using sequential statements



```
PROCESS
BEGIN

a <= '0';

WAIT FOR 5 NS;

a <= '1;

WAIT FOR 10 NS;

a <= '0';

WAIT;

END PROCESS;
```

- Sequential assignment of a waveform
  - Assignment followed by WAIT statement
  - Wait times are always relative to the execution time!
  - ❖ If a WAIT statement is not included at the end, the waveform is periodic



## Stimuli generation: Reset

☐ Sequential style

```
-- Stimuli generation
PROCESS
BEGIN
reset <= '1';
WAIT FOR 50 NS;
reset <= '0';
WAIT;
END PROCESS;
```

☐ Concurrent style

```
-- Stimuli generation reset <= '1', '0' after 50 ns;
```




# Stimuli generation: clock

☐ Asymmetric

```
-- Stimuli generation
PROCESS
BEGIN
clk <= '1';
WAIT FOR 10 NS;
clk <= '0';
WAIT FOR 40 NS;
END PROCESS;
```



```
-- Stimuli generation
PROCESS
BEGIN
clk <= NOT clk;
WAIT FOR 10 NS;
END PROCESS;
```






```
-- Initializing the signal is required!
signal clk: std_logic := '0';

-- Concurrent
clk <= NOT clk AFTER 10 NS;
```




# Automatic checking

☐ Testbench: Automatic checking





☐ Testbench: Example counter from 0 to 5



<u>Note</u>: This example shows a simple testbench, where all the specifications are not checked.



☐ Testbench: Example counter from 0 to 5

```
ENTITY th is
END tb:
ARCHITECTURE sim OF tb is
-- Component declaration
 component counter
 port(
  clk
           : in std_logic;
            : in std logic;
  reset
            : in std logic;
  enable
  endCount : out std_logic;
            : out unsigned(2 downto 0)
  Q
end component;
--Signal and constant declarations
signal clk
             : std logic:= '0';
signal reset : std logic;
signal enable: std logic;
signal endCount : std logic;
signal Q
             : unsigned(2 downto 0);
constant T : time := 20 ns;
```

```
begin
-- Component instantation
 MAP CUT: counter
 port map(
            => clk,
  clk
            => reset.
  reset
  enable => enable,
  endCount => endCount.
            => Q
--Stimuli generation and automatic checkings
clk <= not clk after T/2;
process
                             Stop simulation
beain
 reset <= '1'; --At the begining
 enable <= '0':
 wait for T:
 reset <= '0': --Disable reset
 wait for T; --Count has not started yet
 enable <= '1':
 wait until endCount = '1/: --count has finished
 assert Q = to unsigned(5,3)
  report "Error: Last value is not 5"
  severity error:
 assert false
   report "End of simulation"
  severity failure;
end process;
```

#### Commercial tools

■ Modelsim (Mentor Graphics®) → www.mentor.com/

- □ VCS (Synopsys®) → <u>www.synopsys.com</u>
- ☐ Incisive Enterprise Simulator (Cadence®) → www.cadence.com
- $\square$  ISIM (Xilinx<sup>TM</sup>)  $\rightarrow$  www.xilinx.com



# Circuit Simulation of digital circuits with VHDL

### Outline


- Introduction
- ☐ Helpful mechanisms in VHDL
- Counters
- Tables
- ☐ Files
- Memories
- Peripherals



#### Introduction

Description or simulation environments in VHDL







# Stimuli generation using a counter

```
ENTITY tb is
END tb;
ARCHITECTURE mixed OF tb is
  SIGNAL count: integer range 0 to 3 := 0;
BEGIN
  -- STIMULI!!!
                               count
  PROCESS
  BEGIN
    IF count = 3 THEN
      count = 0;
    ELSE
      count <= count + 1;</pre>
    END IF;
    WAIT FOR 150 ns;
  END PROCESS;
END mixed;
```



# Stimuli generation using tables

```
ARCHITECTURE a OF tb IS
     TYPE TableType IS array (0 TO 15) of std logic vector(3 downto 0);
     CONSTANT Table: TableType :=
          ("0011", "0110", "0111", "1011", "1110", "1111", "1001", "0111",
           "0101", "1010", "0111", "0011", "0000", "1110", "0110", "0100");
     SIGNAL index: INTEGER := 0;
          SIGNAL value: std logic vector(3 downto 0);
BEGIN
     PROCESS
     BEGIN
          value <= Table(index);</pre>
          IF index = 15 THEN
               index := 0;
          ELSE
               index <= index + 1;
          END IF;
          WAIT UNTIL clk = '0';
     END PROCESS;
END a;
```



# I/O Files

- ☐ A FILE object defines an identifier for a system file
- FILE objects cannot be assigned, but can be read from and written to by using special subprograms:
  - ❖ Procedure READ
  - ❖ Procedure WRITE
  - Function ENDFILE
- ☐ The package TEXTIO, that is available in VHDL, defines the necessary types, procedures and functions to read from and write to ASCII files:
  - ❖ Procedure READLINE
  - Procedure WRITELINE



# Using text files for data input

```
Include package TEXTIO
USE STD.TEXTIO.ALL;
PROCESS
     FILE input_file: TEXT OPEN READ_MODE IS "data.txt";
                                                                   File declaration
     VARIABLE lin: LINE;
                                                                  Line declaration
     VARIABLE val char: CHARACTER;
     VARIABLE val int: INTEGER;
BEGIN
-- Read a CHARACTER from the console
     READLINE(INPUT, lin);
                                                     Read line
     READ(lin, val char);
                                                     Read datum from line
-- Read an integer for an input file
                                                     Check if the file contains data
     IF not(ENDFILE(input file)) THEN
          READLINE(input_file, lin);
          READ(lin, val int);
     END IF:
                                                             Read values are variables
     s <= val int;
                                                             Read every clock cycle
     WAIT UNTIL clk = '1':
END PROCESS:
```



# Using text files for data output

```
Include package TEXTIO
USE STD.TEXTIO.ALL;
PROCESS
     FILE output file: TEXT OPEN WRITE MODE IS "data.txt";
                                                                  File declaration
     VARIABLE lin: LINE:
                                                                  Line declaration
     VARIABLE val: INTEGER;
     CONSTANT label: STRING := "DATUM";
     CONSTANT separator: STRING := ":";
     VARIABLE index: INTEGER := 0;
BEGIN
     WRITE(lin, label);
                                                                   DATUM <index> : <value>
     index := index + 1;
                                                 Compose the
     WRITE(lin, index);
                                                     line
     WRITE(lin, separator);
     WRITE(lin, val);
     WRITELINE(output_file, lin);
                                              Write line in the file
     WAIT UNTIL clk = '1':
                                                      Write every clock cycle
END PROCESS:
```



# Packages for constants and data types

```
library IEEE;
use IEEE.std_logic_1164.all;
package BASIC is
  -- Constants
                            : integer := 8;
 constant cBusWidth
                            : integer := 16;
  constant cAddressWidth
                            : integer := 4;
  constant cNibbleWidth
 constant cWordWidth
                           : integer := cBusWidth;
 constant cRAMsize
                           : natural := 2**(cAddressWidth);
 constant cClockSemiperiod : natural := 15 ns;
  -- Data types
  subtype DataBusType
                        is std_logic_vector(cBusWidth -1 downto 0);
                        is std_logic_vector(cWordWidth -1 downto 0);
  subtype DataWordType
                        is array (natural range <>) of DataWordType;
 type
         RAMtype
  subtype RAMsubtype
                       : RAMtype(0 to cRAMsize-1);
  -- FSM
 type
         Statetype is (Idle, Start, Parity, Stop, Data, Break);
end BASIC;
```



## Modelling memories




## Modelling memories

```
architecture BEHAVIORAL of RAM is
  signal RAM table
                       : RAMsubtype := (others => '0'));
 signal DataBusIn
                       : DataWordType;
 signal DataBusOut : DataWordType;
 signal EnaWrite
                       : std logic;
 signal EnaRead : std logic;
 signal AuxData
                       : DataWordType;
Begin
  -- Bidirectional Data Bus
 DataBusIn <= DataBus;</pre>
 DataBus <= DataBusOut when CS_N = '0' AND RD_N = '0' else (others => 'Z');
  -- Managing reading and writing processes
 EnaWrite <= NOT(CS_N OR WR_N);</pre>
 EnaRead <= NOT(CS N OR RD N);</pre>
 Memory Access : process
 begin
    wait on AddrBus, EnaWrite, EnaRead, Data;
    -- Read Cycle
    if EnaRead'event and EnaRead= '1' then
      DataBusOut <= RAM table(CONV INTEGER(AddrBus));</pre>
    elsif AddrBus'event and EnaRead = '1' then
      DataBusOut <= RAM table(CONV INTEGER(AddrBus));</pre>
    end if;
    -- Write Cycle
    if EnaWrite'event then
      RAM table(CONV INTEGER(AddrBus)) <= DataBusIn;</pre>
    end if;
  end process Memory Access;
end BEHAVIORAL;
```



### ☐ Matrix Keypad





#### ■ Matrix Keypad

```
entity keyboard is
 port(
    key: in integer range 0 to 9;
    Row: in std_logic_vector(0 to 2);
    Col: out std_logic_vector(0 to 2)
  );
end keyboard;
architecture model of keyboard is
begin
 process(key,Row)
    Col <= "000";
    case key is
       when 1 \Rightarrow
         if Row = "100" then - Row 1
           Col <= "100";
         end if:
       when 2 =>
         if Row = "100" then - Row 1
           Col <= "010";
         end if:
```

```
when 3 =>
    if Row= "100" then
    Col <= "001";
    end if;

when others=>
    end case;
    end process;
end model;
```



#### ■ Matrix Keypad

```
entity TB Dec is
end TB_Dec;
architecture sim of TB Dec is
component DecKeyboard
 port(
   Clk
           :in std logic;
   reset : in std logic;
   Col
           : in std logic vector(0 to 2);
   Row
           : out std logic vector(0 to 2);
           : out integer range 0 to 9);
   Kev1
end component;
component keyboard is
  port(
   key: in integer range 0 to 9;
   Row: in std logic vector(0 to 2);
   Col: out std logic vector(0 to 2)
  );
end component;
signal clk :std logic:= '0';
signal reset: std logic;
signal Col: std logic vector(0 to 2);
signal Row: std logic vector(0 to 2);
signal key1: integer range 0 to 9;
Signal PushKey: integer range 0 to 9;
constant HalfT: time := 500 ns:
constant ttap: time := 10 ms;
begin
```



#### ■ Matrix Keypad

```
clk <= not clk after HalfT;</pre>
Reset <= '1', '0' after 3*HalfT;</pre>
  process --modelling 3 taps
 begin
  --short key 3
    PushKey <= 3;</pre>
    wait for ttap;
  --short key 9
    PushKey <= 9;</pre>
    wait for ttap;
  --long key 3
    PushKey <= 3;</pre>
    wait for 10*ttap;
    assert false
    report "END"
    severity failure;
  end process;
```

```
MAP CUT: DecKeyboard
 port map(
   Clk => Clk ,
   reset => reset ,
   Col => Col ,
   Row => Row
   kwy1 => key1);
 MAP model: keyboard
 port(
   key => PushKey,
   Row => Row
   Col => Col
 );
end sim;
```

