



MOS technoloies: review

Ideal inverter




Real inverter









Inverter: operation





CMOS inverter







CMOS inverter: delays







CMOS inverter: pmos loads






$$\begin{aligned} \mathbf{V_{in}} &= \mathbf{V_{DD}} + \mathbf{V_{GSp}} \\ \mathbf{I_{Dn}} &= -\mathbf{I_{Dp}} \\ \mathbf{V_{out}} &= \mathbf{V_{DD}} + \mathbf{V_{DSp}} \end{aligned}$$






CMOS inverter: transfer function




CMOS inverter: transfer function



CMOS inverter

$$\beta_n = \frac{\mathcal{E}_0 \cdot \mathcal{E}_{ais}}{D} \mu_n \frac{W_n}{L_n} = K \mu_n \frac{W_n}{L_n}$$




RACTERÍSTICA DE TRANSFE-RENCIA, EN FUNCIÓN DE LA ELACIÓN BA/BP

NAND CMOS


	A	В	Out				
	0	0	1				
	0	1	1				
	1	0	1				
	1	1	0				
Truth Table of a 2 input NAND							

gate




NOR CMOS


	A	В	Out			
	0	0	1			
	0	1	0			
	1	0	0			
	1	1	0			
Truth Table of a 2 input NOR gate						



CMOS Gate



CMOS transmission gate





References

- Electrónica Digital. Dpto. Tecnología Electrónica. OCW UC3M
- Rabaey (Digital Integrated Circuits: A Design Perspective)