


# Digital Technologies: review

## Contents

- 1. CMOS family
- 2. TTL family
- 3. CMOS y TTL families characteristics
- 4. Input and output types
- 5. Other logic families

# Logic families

- Logic gates process digital information (they receive '0's and '1's and generate '0's and '1's).
- The logical values ('0' and '1') are associated with voltage values (0 V and V<sub>CC</sub>, maximum voltage (0.8, 1.2, 1.5, 3.3, 5 V).
- The construction of logic gates requires the use of electronic devices, which are capable of processing the inputs and generating the outputs, maintaining the correspondence between voltage levels and logical levels.
- These electronic devices can be understood as switches that allow connection to ground (GND) or power (V<sub>CC</sub>).




# Logic families


- In general, these "switches" are transistors.
- Depending on the type of transistor used, we speak of "Logical Family" because all logic gates are generated with that device.
- The most widespread logic family is CMOS due to its low power consumption and high integration capacity. It uses the MOSFET transistor.
- Other families are TTL (bipolar transistor: BJT), ECL (differential pair with BJT), BiCMOS (mixed MOSFET-BJT), etc..


MOSFET (voltage-driven device) transistor-based family).


MOSFET: Metal-Oxide-Semiconductor- Field-Effect Transistor


**Cross section** 













A channel between D and S is generated by voltage application in G.






Drain


# **CMOS** family

Through channel n flows current from drain (D) to source (S)




**Transistor MOSFET n-type** 

**Transistor MOSFET p-type** 



**Cross section** 



## **CMOS** family Source **Transistor MOSFET p-type** Substrate Gate Drain $V_{\text{CC}}$ $V_{SD}$ $V_{\text{SG}}$ G S D p+ (p<sup>†</sup>) n Body


#### **Transistor n-type:**

The source is at minimum potential

The substrate is to ground (GND)

The current flows from Drain to Source  $(D\rightarrow S)$ 

The Gate-Source (GS) voltage is what generates the channel between D and S




#### **Transistor p-type:**

The source is at its maximum potential

The substrate is at power (VCC)

The current flows from Source to Drain  $(S \rightarrow D)$ 

The Gate-Source (GS) voltage is what generates the channel between S y D




The combination of p-type and n-type transistors generates CMOS (Complementary MOSFET) technology.

Thanks to this technology, digital integrated circuits of great density and with very low consumption are achieved

- 1. N-type transistors provide the low values (logical '0')
- 2. P-type transistors provide the high values (logical '1')


#### **INVERTER CMOS**




#### Cases:


- 1. E = '1'
  - A with no channel (no driving)
  - B with channel (yes driving)
- 2. E = '0'
  - A with channel (yes driving)
  - B with no channel (no driving)

#### **GATE NAND CMOS**




Α	В	1 2 3	4	S
0	0	on on off	off	1
0	1	on off off	(on)	1
1	0	off on (on	) off	1
1	1	off off (on	) (on)	0






Family based on the BJT transistor (current-driven device).

TTL: Transistor-transistor Logic BJT: Bipolar Junction Transistor





The injection of current into the base generates an increase in potential that allows the passage of current between the emitter and the collector.

To use the bipolar transistor as a switch it is necessary to use two elements. The first (T1) works governed by the voltage that we put in the emitter (Input).


- If we connect the emitter to ground ('0'), T1 is saturated and in its collector there will be a '0'.
- If we connect the emitter to power ('1'), T1 is reverse polarized and there will be a '1' in its collector.

The T1 collector is the basis of T2.

- If in the base of T2 there is a '0', T2 is cut and the Output is set to '1'
- If in the base of T2 there is a '1', T2 is saturated and the Order to the contract the contrac


#### THEN:

- Si Input = '0' → Output = '1'
- Si Input = '1' → Output = '0'




To input more inputs the multi-emitter transistor is used

- If A or B are a '0' (0 V) the transistor is saturated and in the collector there is a '0'
- If in A and B there is a '1' (Vcc) the transistor is reverse biased and the current would circulate from emitter to collector



To improve noise immunity and switching speed, output is added in Totem-ple (two transistors in the output stage so that one sets the '0's and one the '1's)




- 1. Supply voltage
- 2. Input and Output Voltages
- 3. Noise immunity
- 4. Velocity
- 5. Consumption
- 6. Input and Output Intensities
- 7. Max Fan-out

## Supply voltaje & Noise inmunity

Characteristic	CMOS	TTL
Supply voltage	0,8 - 15 V	5 V

## Supply voltaje & Noise inmunity



## Voltage levels

Characteristic		CMOS TTL							
Supply vol	Supply voltage			0,8 – 15 V 5 V					
Voltago lov	Nalta va lavala		V <sub>OL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>OH</sub>	V <sub>OL</sub>	V <sub>IH</sub>	V <sub>IL</sub>
Voltage lev	eis	V <sub>DD</sub> ÷ V <sub>DD</sub> -0.05	0 V ÷ 0.05V	V <sub>DD</sub> ÷ 0.7* V <sub>DD</sub>	0 V ÷ 0.3* V <sub>DD</sub>	5 V ÷ 2.4 V	0 V ÷ 0.4 V	5 V ÷ 2 V	0 V ÷ 0.8 V
		'1' { 2 '0' {	.4 V	nput	Noise m	Out		5 V 2 V 0.8 V 0 V	

## Inmunidad al ruido

Characteristic	CMOS					TTL		
Supply voltage	0,8 – 15 V					5 V		
	V <sub>OH</sub>	V <sub>OL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>OH</sub>	V <sub>OL</sub>	V <sub>IH</sub>	V <sub>IL</sub>
Voltage levels	V <sub>DD</sub> ÷ V <sub>DD</sub> -0.05	0 V ÷ 0.05V	V <sub>DD</sub> ÷ 0.7* V <sub>DD</sub>	0 V ÷ 0.3* V <sub>DD</sub>	5 V ÷ 2.4 V	0 V ÷ 0.4 V	5 V ÷ 2 V	0 V ÷ 0.8 V
Noise Inmunity	It de	0.4 V						
Margin noise		4 6	8 10	V <sub>DD</sub>				

## **Speed**

Characteristic	CMOS					TTL			
Supply voltage	0,8 – 15 V					5 V			
Voltage levels	$V_{OH}$ $V_{DD} \div$ $V_{DD}$ -0.05	V <sub>OL</sub> 0 V ÷ 0.05V	$V_{IH}$ $V_{DD} \div$ $0.7^* V_{DD}$	V <sub>IL</sub> 0 V ÷ 0.3* V <sub>DD</sub>	V <sub>OH</sub> 5 V ÷ 2.4 V	V <sub>OL</sub> 0 V ÷ 0.4 V	V <sub>IH</sub> 5 V ÷ 2 V	V <sub>IL</sub> 0 V ÷ 0.8 V	
Noise immunity	It depends on V <sub>DD</sub>					0.4 V			
Response speed (propagation delay)	t <sub>pHL</sub> ; t <sub>pLH</sub> ≈ ns (frequencies till GHz)				$t_{pHL}$ ; $t_{pLH} \approx ns$ (faster than CMOS)				

## Power consumption

Characteristic			CMO	3		ТТ	Ľ		
Supply voltage	0,8 – 15 V					5 V			
	V <sub>OH</sub>	V <sub>OL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>OH</sub>	V <sub>OL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	
Voltage levels	V <sub>DD</sub> ÷ V <sub>DD</sub> -0.05	0 V ÷ 0.05V	V <sub>DD</sub> ÷ 0.7* V <sub>DD</sub>	0 V ÷ 0.3* V <sub>DD</sub>	5 V ÷ 2.4 V	0 V ÷ 0.4 V	5 V ÷ 2 V	0 V ÷ 0.8 V	
Noise immunity	It depends on V <sub>DD</sub>					0.4 V			
Response speed (propagation delay)	$t_{pHL}$ ; $t_{pLH} \approx ns$ (frequencies till GHz)				$t_{pHL};~t_{pLH} \approx ns$ (faster than CMOS)				
Power consumption	Static consumption = 0 W Dynamic consumption = f(freq) Much lower than in TTL				Static consumption = V <sub>CC</sub> * I <sub>CC</sub>				

## I/O currents

Characteristic	CMOS				TTL			
Supply voltage		0	,8 – 15	V	5 V			
	$V_{OH}$	V <sub>OL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>OH</sub>	V <sub>OL</sub>	V <sub>IH</sub>	V <sub>IL</sub>
Voltage levels	V <sub>DD</sub> ÷ V <sub>DD</sub> -0.05	0 V ÷ 0.05V	V <sub>DD</sub> ÷ 0.7* V <sub>DD</sub>	0 V ÷ 0.3* V <sub>DD</sub>	5 V ÷ 2.4 V	0 V ÷ 0.4 V	5 V ÷ 2 V	0 V ÷ 0.8 V
Noise immunity	It depends on V <sub>DD</sub>				0.4 V			
Response speed (propagation delay)	t <sub>pHL</sub> ; t <sub>pLH</sub> ≈ ns (frequencies till GHz)				$t_{pHL}$ ; $t_{pLH} \approx ns$ (faster than CMOS)			
Power consumption	Static consumption = 0 W  Dynamic consumption = f(freq)  Much lower than in TTL				Static consumption = V <sub>CC</sub> * I <sub>CC</sub>			
	I <sub>OH</sub>	I <sub>OL</sub>	I <sub>IH</sub>	I <sub>IL</sub>	I <sub>OH</sub>	I <sub>OL</sub>	I <sub>IH</sub>	I <sub>IL</sub>
Input/Output currents	≈ 1mA	≈ 1mA	0 A	0 A	-400 μΑ	16 mA	40 μΑ	-1.6 mA

## **Input Capacitance**

Characteristic	CMOS				TTL				
Supply voltage		0	,8 – 15	5 V	5 V				
N/ 16 1 1	V <sub>OH</sub>	V <sub>OL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>OH</sub>	V <sub>OL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	
Voltage levels	$V_{DD} \div V_{DD}$ -0.05	0 V ÷ 0.05V	V <sub>DD</sub> ÷ 0.7* V <sub>DD</sub>	0 V ÷ 0.3* V <sub>DD</sub>	5 V ÷ 2.4 V	0 V ÷ 0.4 V	5 V ÷ 2 V	0 V ÷ 0.8 V	
Noise immunity	It de	0.4 V							
Response speed (propagation delay)	t <sub>pHL</sub> ; t <sub>pLH</sub> ≈ ns (frequencies till GHz)					$t_{pHL}$ ; $t_{pLH} \approx ns$ (faster than CMOS)			
Power consumption	Static consumption = 0 W  Dynamic consumption = f(freq)  Much lower than in TTL				Static consumption = V <sub>CC</sub> * I <sub>CC</sub>				
Lancet 10 colored account of a	I <sub>OH</sub>	I <sub>OL</sub>	I <sub>IH</sub>	I <sub>IL</sub>	I <sub>OH</sub>	I <sub>OL</sub>	I <sub>IH</sub>	I <sub>IL</sub>	
Input/Output currents	≈ 1mA	≈ 1mA	0 A	0 A	-400 μΑ	16 mA	40 μΑ	-1.6 mA	
Maximum Fan-out	It depe ≈ 5 pF.	It depends on I/O currents.  Fan-out around 10.							

## **Unconnected inputs**

Characteristic	CMOS	TTL
Unconnected input	Connect '0' to '1' because you can take any value according to the parasitic capacitors	It is equivalent to having a logical '1'

# Logic families : TTL-CMOS compatibility


#### **Causes of incompatibility**

- 1. Supply voltage
- 2. Input and Output Voltages
- 3. Input and Output Intensities

#### **Solutions:**

- 1. Open collector outlets
- 2. HCT intermediate family
- 3. Adaptation of levels

# Logic families : Types of intputs and outputs



# Logic families: Other logic families

#### **ECL**

- 1. Uses bipolar transistors
- 2. Transistors are never saturated
- 3. Tickets are differential
- 4. Inconvenience
  - High consumption
  - Current sources and voltage references are necessary → Large size
- 5. Advantages
  - High speed

#### **AsGA**

- 1. High speed compared to Silicon devices
- 2. High price