Lab #8

ECE 4304 Spring 2021

Professor Aly

California State Polytechnic University, Pomona

Ahiezer Lopez	Joe Si	Sander Zuckerman				
ahiezerlopez@cpp.edu	joesi@cpp.edu	sazuckerman@cpp.edu				
Bronco ID:012715521	Bronco ID: 012636091	Bronco ID: 012644671				

Objective:

Students will create a VGA design with UART controls. The lettering will be displayed on the monitor and switches will be used to change the color of the letters while the UART controls change the position of the letters.

Materials:

- FPGA (Nexys A7-100T)
- Vivado Software
- Computer

Contributions:

This lab was done with the work effort of every person in the group. For this lab, Ahiezer was responsible for the color changes of the lettering and helped with any sort of debugging and or problems with other portions, while Sander was mainly responsible on the UART implementation into the FPGA board, and lastly Joe was responsible of the position changes of the lettering on the monitor.


Design Process:

Using previous code from other labs such as the UART modules, the VGA code provided by lecture, and with the use of Real Term we were able to create a working design. Initially we had implemented the FIFO from previous labs to help with the transferring of data, however that caused more harm than good as it changed the data in between. We decided to fully remove the FIFO buffers and grab the data from Real Term directly. We also decided to switch from Tera Term to Real Term as it made it easier to send data to the FPGA. The data sent from UART, which are 8 bits of data, allowed us to put it through a case statement which had predetermined locations on the monitor and ultimately allowed the UART to be in control of the location of the lettering throughout the monitor. Our main problems throughout the code was getting the UART data to send correctly as we first used the FIFO which caused problems then we were able to fix it through removing the FIFO entirely and switching to Real Term to send the data.

Design:


The UART module will be taken in, still taking the 1 bit serial bits however it will fully load into the module and output the desired 8 bits. It is then transferred to the VGA_Initials module where it will essentially replace the switches from the original VGA code designed provided from the lecture and is put through a case statement where it will change the location of the lettering of the monitor. The Color changing was also provided by multiple case statements which change the values of the red, green, and blue data so it can create different shades of colors.

Circuit Diagram:



Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP
∨ ✓ synth_1	constrs_1	synth_design Complete!								108	69	0.0	0	0
✓ impl_1	constrs_1	write_bitstream Complete!	4.186	0.000	0.107	0.000	0.000	0.194	0	107	71	0.0	0	0

Implementation:



Design:

Top Module

VGA_INITAILS TOP

```
22 library IEEE;
23 | use IEEE.STD LOGIC 1164.ALL;
24 use IEEE.NUMERIC_STD.ALL;
25 use IEEE.STD LOGIC UNSIGNED.ALL;
26 use IEEE.math real.all;
27 | use IEEE.STD_LOGIC_ARITH.ALL;
29 -- Uncomment the following library declaration if using
30 ! -- arithmetic functions with Signed or Unsigned values
31 -- use IEEE.NUMERIC STD.ALL;
33 ! -- Uncomment the following library declaration if instantiating
34 : -- any Xilinx leaf cells in this code.
35 -- library UNISIM;
36 △ --use UNISIM. VComponents.all;
37
38 entity vga initials top is
    generic (strip hpixels :positive:= 800; -- Value of pixels in a horizontal line = 800
39
             strip vlines :positive:= 512; -- Number of horizontal lines in the display = 521
40
                           :positive:= 144; -- Horizontal back porch = 144 (128 + 16)
41
             strip_hbp
                           :positive:= 784; -- Horizontal front porch = 784 (128+16 + 640)
42
             strip_hfp
                                              -- Vertical back porch = 31 (2 + 29)
43
             strip vbp
                           :positive:= 31;
                                             -- Vertical front porch = 511 (2+29+ 480)
44
             strip_vfp
                           :positive:= 511;
45
             clk bits
                           :integer := 869
46
            );
        Port ( clk : in STD_LOGIC;
47
48
              rst : in STD_LOGIC;
               BP R: in STD_LOGIC_VECTOR(1 downto 0);
49
              BP G: in STD LOGIC_VECTOR(1 downto 0);
50
              BP B: in STD LOGIC VECTOR(1 downto 0);
              hsync: out STD LOGIC;
              vsync: out STD LOGIC;
              rx : in std_logic;
54
              red : out STD LOGIC VECTOR (3 downto 0);
               green: out STD_LOGIC_VECTOR (3 downto 0);
56
               blue : out STD_LOGIC_VECTOR (3 downto 0)
57
58
             );
59
    end vga_initials_top;
60
61
   architecture Behavioral of vga_initials_top is
62
63
64
65 | component VGA_VHDL
```

```
65 !
     component VGA VHDL
66
        -- Note these numbers are different from a resolution to another (This is for 640x480)
67
         generic(hpixels:positive:= 800; -- Value of pixels in a horizontal line = 800
                vlines :positive:= 512; -- Number of horizontal lines in the display = 521
68
                hbp :positive:= 144; -- Horizontal back porch = 144 (128 + 16)
69
                     :positive:= 784; -- Horizontal front porch = 784 (128+16 + 640)
71
                vbp
                       :positive:= 31; -- Vertical back porch = 31 (2 + 29)
72
                vfp
                       :positive:= 511 -- Vertical front porch = 511 (2+29+ 480)
73
               );
74
        Port ( clk : in STD LOGIC;
75
               clr : in STD LOGIC;
               hsync : out STD LOGIC;
76
               vsync : out STD LOGIC;
78
               hc : out STD_LOGIC_VECTOR (9 downto 0);
               vc : out STD_LOGIC_VECTOR (9 downto 0);
79
80
               vidon : out STD LOGIC
81
            );
82
     end component;
83
84
     component clk wiz 0
         port (
85
               clk25 : out std_logic;
86
87
               reset : in std_logic;
               locked : out std logic;
88
               clk inl: in std logic;
89
90
               sys clk: out std logic
91
92
     end component;
93
94
     component PROM IMG
95
        generic(DEPTH
                         :positive:= 16;
96
                DATA SIZE:positive:= 32
97
               );
98
               ( addr : in STD_LOGIC_VECTOR (integer(ceil(log2(real(DEPTH))))-1 downto 0);
         Port.
99
                PROM_OP : out STD_LOGIC_VECTOR (DATA_SIZE-1 downto 0)
               );
    end component;
102
103
104 :
     component vga initials
       generic (hbp:positive:=144; vbp:positive:=31; W:positive:=32; H:positive:= 16 );
106
        Port (
               clk
                        : in STD_LOGIC;
```

```
clk : in STD_LOGIC;
rst : in STD_LOGIC;
107 !
108
               vidon : in STD_LOGIC;
109
              hc : in STD_LOGIC_VECTOR (9 downto 0);
110
               VC
                       : in STD_LOGIC_VECTOR (9 downto 0);
111 ;
              M
                       : in STD_LOGIC_VECTOR (31 downto 0);
112
             UART : in STD_LOGIC_VECTOR (7 downto 0);
BP_R: in STD_LOGIC_VECTOR(1 downto 0);
BP_G: in STD_LOGIC_VECTOR(1 downto 0);
113
114
115
              BP B: in STD LOGIC VECTOR(1 downto 0);
116
               rom addr4: out STD_LOGIC_VECTOR (3 downto 0);
117
118
               red : out STD_LOGIC_VECTOR (3 downto 0);
119
               green : out STD_LOGIC_VECTOR (3 downto 0);
               blue : out STD_LOGIC_VECTOR (3 downto 0)
121
122 end component;
123
124 component UART RX is
     generic (
      g_CLKS_PER_BIT : integer := 869 -- Needs to be set correctly
126
127
        );
128
     port (
129
       i Clk : in std_logic;
130 !
       i RX Serial : in std logic;
        o_RX_DV : out std_logic;
131
         o RX Byte : out std logic vector(7 downto 0)
132
      );
133
134 end component;
135
136 | signal clk25MHz
                          :std_logic;
137 | signal sys_clk : std_logic;
138 | signal locked_pll :std_logic;
139 | signal steady_clk25MHz:std_logic;
140 | signal steady_clk100MHz:std_logic;
141
142 | signal hc, vc:std_logic_vector(9 downto 0);
143 | signal video on :std_logic;
144
145 signal IMG:std_logic_vector(31 downto 0);
146 ; signal rom addr4:std logic vector(3 downto 0);
148 | signal rx_data, pos_data : std_logic_vector(7 downto 0) := (others => '0');
149 ; signal rx valid : std logic;
      <
```

```
54
   generic map(g_CLKS_PER_BIT=> clk_bits)
   port map (
56
           i Clk
                         => steady_clk100MHz,
           i RX Serial
                         => rx,
58
           o RX DV => rx valid,
59
           o_RX_Byte => rx_data
   );
   UART VALID: process (steady clk100MHz, rst) begin
       if(rst = '1') then
64
            pos_data <= (others => '0');
66
        elsif( rising_edge(steady clk100MHz) ) then
           if(rx_valid = '1') then
               pos_data <= rx_data;
69
           end if;
       end if:
   end process UART VALID;
74
   CLK GEN PLL: clk wiz 0 port map (
                                       clk25 => clk25MHz,
76
                                       reset => rst,
                                       locked => locked_pll,
78
                                       clk in1 => clk,
79
                                       sys_clk => sys_clk
   steady clk25MHz <= locked pll and clk25MHz;
   steady clk100MHz <= locked pll and sys clk;
84
86
   VGA DRIVER: VGA VHDL
                        generic map (
88
                                      hpixels => strip_hpixels,
39
                                      vlines => strip_vlines,
                                      hbp
                                             => strip_hbp,
                                      hfp
                                             => strip_hfp,
                                      vbp
                                             => strip_vbp,
                                      vfp
                                             => strip_vfp
94
                                      )
```

53 | UART INST : UART RX

```
197
                                    clk => steady clk25MHz,
198
                                    clr => rst,
199
                                    hsync => hsync,
                                    vsync => vsync,
                                    hc => hc,
                                        => VC,
                                    VC
203
                                    vidon => video_on
204
205
206
     INIT: vga initials
207
         generic map ( hbp =>144,
208
                       vbp =>31,
209
                       W =>32,
210
                       H =>16
                     )
212
         Port map (
                                  => steady_clk25MHz,
213
                        clk
214
                        rst
                                  => rst,
215
                                  => video on,
                        vidon
                                  => hc,
216
                        hc
                                 => vc,
217
                        VC
218
                                 => IMG,
                        M
219
                        UART
                                 => pos data,
                        BP R
                                 => BP R,
                        BP G
                                 => BP G,
                        BP B
                                 => BP B,
223
                        rom addr4 => rom addr4,
224
                        red
                                 => red,
                        green
                                 => green,
226
                                  => blue
                        blue
              );
228
229
     PROM: PROM IMG generic map (
                                 DEPTH
                                         => 16 ,
                                 DATA_SIZE => 32
232
233
                    port map (
234
                               addr
                                    => rom_addr4,
235
                               PROM OP => IMG
236
                             );
237
238
239
     end Behavioral;
240
```

Layer Modules *UART RX*

```
library ieee;
    use ieee.std_logic_1164.ALL;
3
    use ieee.numeric_std.all;
    entity UART RX is
      generic (
        g CLKS PER BIT : integer := 869
                                          -- Needs to be set correctly
8
        );
9
      port (
        i Clk
                   : in std_logic;
        i RX Serial : in std logic;
        o_RX_DV : out std_logic;
        o_RX_Byte : out std_logic_vector(7 downto 0)
14
        );
    end UART_RX;
16
18
    architecture rtl of UART_RX is
      type t SM Main is (s Idle, s RX Start Bit, s RX Data Bits,
                         s RX Stop Bit, s Cleanup);
      signal r_SM_Main : t_SM_Main := s_Idle;
24
      signal r_RX_Data_R : std_logic := '0';
      signal r RX Data : std_logic := '0';
26
      signal r_Clk_Count : integer range 0 to g_CLKS_PER_BIT-1 := 0;
      signal r_Bit_Index : integer range 0 to 7 := 0; -- 8 Bits Total
28
      signal r_RX_Byte : std_logic_vector(7 downto 0) := (others => '0');
29
      signal r RX DV
                         : std_logic := '0';
32 | begin
34 ⊕
      -- Purpose: Double-register the incoming data.
35 ;
      -- This allows it to be used in the UART RX Clock Domain.
36 🖨
      -- (It removes problems caused by metastabiliy)
37
      p_SAMPLE : process (i_Clk)
38
      begin
39
       if rising_edge(i_Clk) then
40
         r RX Data R <= i RX Serial;
41
         r RX Data <= r RX Data R;
42
        end if;
43
      end process p SAMPLE;
44 !
```

85

86

87

88 89

```
-- Purpose: Control RX state machine
p UART RX : process (i Clk)
begin
  if rising_edge(i_Clk) then
    case r SM Main is
      when s Idle =>
                  <= '0';
        r RX DV
        r Clk Count <= 0;
        r Bit Index <= 0;
        if r RX Data = '0' then
                                      -- Start bit c
          r SM Main <= s RX Start Bit;
         r SM Main <= s Idle;
        end if;
      -- Check middle of start bit to make sure it's
      when s RX Start Bit =>
        if r Clk Count = (g CLKS PER BIT-1)/2 then
         if r RX Data = '0' then
            r Clk Count <= 0; -- reset counter since
            r SM Main <= s RX Data Bits;
         else
            r SM Main
                        <= s Idle;
          end if;
        else
          r Clk Count <= r Clk Count + 1;
          r_SM_Main <= s_RX_Start_Bit;
        end if:
      -- Wait g CLKS PER BIT-1 clock cycles to sampl
      when s RX Data Bits =>
        if r_Clk_Count < g_CLKS_PER_BIT-1 then
          r Clk Count <= r Clk Count + 1;
          r SM Main <= s RX Data Bits;
        else
          r_Clk_Count
                                 <= 0:
          r_RX_Byte(r_Bit_Index) <= r_RX_Data;
```

-- Check if we have sent out all bits

```
if r Bit Index < 7 then
91
                 r Bit Index <= r Bit Index + 1;
92
                 r SM Main <= s RX Data Bits;
93
                else
94
                 r Bit Index <= 0;
95
                 r_SM_Main <= s_RX_Stop_Bit;
 96
                end if;
97
               end if;
98
99
100
             -- Receive Stop bit. Stop bit = 1
101
            when s RX Stop Bit =>
              -- Wait g CLKS PER BIT-1 clock cycles for Stor
102
103
              if r Clk Count < g CLKS PER BIT-1 then
                r Clk Count <= r Clk Count + 1;
104
105
                r_SM_Main <= s_RX_Stop_Bit;
106
              else
107
                r RX DV
                            <= '1';
108
                r Clk Count <= 0;
109
                r_SM_Main <= s_Cleanup;
110
              end if;
111
112
113
            -- Stay here 1 clock
114
            when s Cleanup =>
             r SM Main <= s Idle;
115
             r_RX_DV <= '0';
116
117
118
119
            when others =>
120
              r_SM_Main <= s_Idle;
121
122
          end case;
       end if;
123
124
      end process p_UART_RX;
125
       o_RX_DV <= r_RX_DV;
126
127
       o RX Byte <= r RX Byte;
128
129 | end rtl;
```

VGA_INITIALS

```
38
    entity vga_initials is
39
        generic (hbp:positive:=144; vbp:positive:=31; W:positive:=32; H:positive:= 16 );
40
        Port (
41
              clk
                     : in STD_LOGIC;
             rst
                     : in STD_LOGIC;
42
              vidon : in STD_LOGIC;
43
44 :
                     : in STD_LOGIC_VECTOR (9 downto 0);
                      : in STD_LOGIC_VECTOR (9 downto 0);
45
46
             M
                      : in STD_LOGIC_VECTOR (31 downto 0);
             UART
                      : in STD_LOGIC_VECTOR (7 downto 0);
47 :
             BP_R : in STD_LOGIC_VECTOR (1 downto 0);
48
             BP_G
                      : in STD_LOGIC_VECTOR (1 downto 0);
49
                    : in STD_LOGIC_VECTOR (1 downto 0);
50
              BP B
51
             rom_addr4: out STD_LOGIC_VECTOR (3 downto 0);
52
              red : out STD_LOGIC_VECTOR (3 downto 0);
53
              green : out STD_LOGIC_VECTOR (3 downto 0);
54
              blue
                      : out STD_LOGIC_VECTOR (3 downto 0)
55
             );
56 end vga initials;
57
58
    architecture Behavioral of vga initials is
59
60
    signal C1, R1, rom_addr, rom_pix: std_logic_vector(10 downto 0);
61
62 !
    signal spriteon, R, G, B: std logic;
63
64 | begin
65
66 ; C1 <= ("00" & UART(3 downto 0) & "00001");
67 | R1 <= ("00" & UART(7 downto 4) & "00001");
68 rom addr <= vc - vbp- R1;
    rom pix <= hc - hbp - C1;
69
    rom addr4 <= rom addr(3 downto 0);
72
    -- Enable sprite video out when within the sprite region
73
74 REGION_ACTIVE:process(clk,rst)
76 ;
                 if (rst = '1') then
                  spriteon <= '0';
78
                 elsif(rising_edge(clk)) then
79
                   if (hc >= C1 + hbp) and (hc < C1 + hbp+ W) and (VC >= R1 + vbp) and (vc < R1 + vbp +H) then
```

```
89 | OUTP_COLOR:process(clk,rst)
90
               begin
91
                if (rst = '1') then
92
                    red <= (others =>'0');
93
                    green <= (others =>'0');
94
                    blue <= (others =>'0');
95
                elsif(rising_edge(clk)) then
                    if (spriteon = '1' and vidon = '1') then
97
98
                        R <= M(31-conv_integer(rom_pix));</pre>
                        G <= M(31-conv_integer(rom_pix));</pre>
                        B <= M(31-conv_integer(rom_pix));
                        case conv_integer(BP_R) is
                        when 0 => red <= (M(conv_integer(rom_pix)) & M(conv_integer(rom_pix))) & M(conv_integer(rom_pix)));
104
                        when 1 => red <= (M(conv_integer(rom_pix)) & M(conv_integer(rom_pix)) & M(conv_integer(rom_pix)) & "0");
                        when 2 => red <= (M(conv_integer(rom_pix)) & M(conv_integer(rom_pix)) & '0' & '0');
                        when 3 => red <= (M(conv_integer(rom_pix)) & '0' & '0' & '0');
                        when others => red <= (others => '0');
108
                        end case;
                        case conv_integer(BP_G) is
                        when 0 => green <= (M(conv_integer(rom_pix)) & M(conv_integer(rom_pix))) & M(conv_integer(rom_pix)));
                        when 1 => green <= (M(conv_integer(rom_pix)) & M(conv_integer(rom_pix)) & M(conv_integer(rom_pix)) & '0');
                        when 2 => green <= (M(conv_integer(rom_pix)) & M(conv_integer(rom_pix)) & '0' & '0');
114
                        when 3 => green <= (M(conv_integer(rom_pix)) & '0' & '0' & '0');
                        when others => green <= (others => '0');
                        end case;
118
                        case conv_integer(BP_B) is
                        when 0 => blue <= (M(conv_integer(rom_pix)) & M(conv_integer(rom_pix))) & M(conv_integer(rom_pix)));
                        when 1 => blue <= (M(conv_integer(rom_pix)) & M(conv_integer(rom_pix)) & M(conv_integer(rom_pix)) & '0');
                        when 2 => blue <= (M(conv_integer(rom pix)) & M(conv_integer(rom pix)) & '0' & '0');
                        when 3 => blue <= (M(conv_integer(rom_pix)) & '0' & '0' & '0');
                        when others => blue <= (others => '0');
124
                        end case;
                    end if;
126
                end if;
128
               end process;
129
130 end Behavioral;
```

VGA VHDL

```
use IEEE.STD LOGIC UNSIGNED.ALL;
                                                             84
                                                                  CHSS:process(clk, clr)
26
    use IEEE.STD LOGIC ARITH.ALL;
                                                             85
                                                                       begin
27
                                                             86
                                                                           if (clr = '1') then
28 -- Uncomment the following library declaration if using
                                                             87
                                                                               hc reg <= (others =>'0');
    -- arithmetic functions with Signed or Unsigned values
                                                             88
                                                                               vsenable <= '0';
    --use IEEE.NUMERIC STD.ALL;
                                                             89
                                                                           elsif(rising edge(clk)) then
31
                                                             90
                                                                              if (hc reg = hpixels -1) then
32
    -- Uncomment the following library declaration if inst
                                                             91
                                                                                  hc reg <= (others =>'0');
33
   -- any Xilinx leaf cells in this code.
                                                                                  vsenable <= '1';
                                                             92
34 -- library UNISIM;
                                                             93
                                                                              else
35 ⊝ --use UNISIM. VComponents.all;
                                                             94
                                                                                  hc reg <= hc reg + 1;
                                                             95
                                                                                  vsenable <= '0';
    entity VGA VHDL is
38
        -- Note these numbers are different from a resolut
                                                             96
                                                                              end if;
39
        generic(
                                                             97
                                                                           end if;
40
                                                             98
                                                                       end process;
                H SP
                         :positive:= 128; -- Horizontal Sy
41
                                                             99
                H BP
                         :positive:= 16;
                                           -- Horizontal Ba
                                                            100
                                                                  -- Generate hsync pulse (Horizontal Sync Pulse is lo
43
                H FP
                         :positive:= 16;
                                           -- Horizontal Fi
                                                            101
44
                H Video :positive:= 640;
                                           -- Horizontal V.
                                                            102
                                                                  GHSS:process(clk,clr)
45
                                                            103
                                                                       begin
46
                hpixels :positive:= 800;
                                            -- Value of pix
                                                            104
                                                                           if (clr = '1') then
47
                                                            105
                                                                               hsync <= '0';
                hbp
                         :positive:= 144;
                                            -- Horizontal
                                                            106
                                                                           elsif(rising_edge(clk)) then
                         :positive:= 784;
                                            -- Horizontal
                hfp
                                                            107
                                                                               if (hc reg <H SP) then
50
                                                            108
                                                                                   hsync <= '0';
51
52
                                                            109
                                                                               else
53
                                                            110
                                                                                  hsvnc <= '1';
54
                                                            111
                                                                               end if;
                V SP
                        :positive:= 2;
                                            -- Virtical Syr
                                                            112
                                                                           end if;
56
                V BP
                        :positive:= 29;
                                            -- Virtical Bac
                                                            113
                                                                       end process;
57
                V FP
                        :positive:= 10;
                                            -- Virtical Fro
                                                            114
58
                V_Video:positive:= 480;
                                            -- Virtical Vic
                                                            115
                                                                  -- Counter for the Vertical sync signal
59
                                                            116
                                            -- Number of ho
                vlines
                        :positive:= 521;
                                                            117
                                                                  CVSS:process(clk,clr)
                                            -- Vertical bac
61
                qdv
                         :positive:= 31;
                                                            118
                                                                       begin
                                            -- Vertical fro
62
                vfp
                         :positive:= 511
                                                                           if (clr = '1') then
                                                            119
63
               );
                                                            120
                                                                               vc reg <= (others =>'0');
64
         Port ( clk : in STD LOGIC;
                                                            121
                                                                           elsif(rising edge(clk)) then
               clr : in STD LOGIC;
66
               hsync : out STD_LOGIC;
                                                                               if (vsenable = '1') then
67
               vsync : out STD_LOGIC;
                                                            123
                                                                                   if (vc reg = vlines -1) then
                      : out STD LOGIC VECTOR (9 downto 0);
                                                            124
                                                                                        vc reg <= (others =>'0');
                                                            125
                                                                                   else
```

```
if (vsenable = '1') then
123
                     if (vc_reg = vlines -1) then
124
                         vc_reg <= (others =>'0');
                     else
126
                         vc_reg <= vc_reg + 1;
                     end if;
128
                 end if;
129
             end if;
          end process;
132 🕏 -- Generate vsync pulse
133 ⊕ -- Vertical Sync Pulse is low when vc is 0 -1
134 GSYNCV:process(clk,clr)
            begin
136
             if (clr = '1') then
                 vsync <= '1';
138
             elsif(rising_edge(clk)) then
139
                 if (vc reg <V SP) then
140
                     vsync <= '0';
141
                 else
                     vsync <= '1';
142
143
                 end if;
144
             end if;
145
            end process;
146
147
     -- Enable video out when within the proches
148
149
     ENV:process(clk,clr)
         begin
             if (clr = '1') then
                 vidon <= '0';
153
             elsif(rising_edge(clk)) then
154
                 if ((hc_reg < hfp) and (hc_reg > hbp)) and ((vc_reg < vfp) and (vc_reg > vbp)) then
155
                        vidon <= '1';
156
                 else
                        vidon <= '0';
158
                 end if;
159
             end if;
160
         end process;
161
162
         vc <= vc_reg;
         hc <= hc_reg;
163
     end Behavioral;
164
165
```

PROM IMG

```
38 entity PROM_IMG is
39
        generic(DEPTH
                         :positive:= 16;
40
                DATA SIZE:positive:= 32
41
               );
42
       Port
              ( addr : in STD_LOGIC_VECTOR (integer(ceil(log2(real(DEPTH))))-1 downto 0);
43
                PROM_OP : out STD_LOGIC_VECTOR (DATA_SIZE-1 downto 0)
44
               );
    end PROM_IMG;
45
46
47
    architecture Behavioral of PROM IMG is
48
49 !
    type mem_type is array (0 to (2**addr'length)-1) of std_logic_vector(DATA_SIZE-1 downto 0);
    signal mem: mem_type:= (
51
                            "01111110000001100000110100000010",
52
                            "01000001000001100000110100000010",
53
                            "01000000100001010001010100000010",
54
                            "0100000010001010001010100000010",
55
                            "0100000001001010001010100000010",
56
                            "0100000000101001010010100000010",
                            "0100000000101001010010100000010",
57
                            "01000000001010010100101111111110",
                            "0100000000101000100010100000010",
59
60
                            "0100000000101000100010100000010",
61
                            "0100000000101000100010100000010",
62
                            "0100000000101000000010100000010",
                            "0100000001001000000010100000010",
63
64
                            "01000000100001000000010100000010",
65
                            "0100000100000100000010100000010",
                            "0111111000000100000010100000010"
66
67
68
69
    begin
    PROM_OP <= mem(conv_integer(addr));
72
73
74
    end Behavioral;
75
```

Analysis:

Although fairly straightforward, this lab did take some tweaking. Mainly, converting the positional switch inputs to UART and instead having the switches control the colors were the only hassle. Tweaking the switches to control the colors did not prove to be much of an issue, however, having the FPGA intake UART commands and convert them to positional data took most of the mantime. The original FIFO had to be removed as it no longer served a purpose, and our team moved from Tera Term, our original serial communication program on our computers, to Real Term, a program capable of sending binary and hex literals rather than pure ASCII. Through simple trial and error, and adjustments where needed, we successfully created the final code.

Conclusion:

In this lab, we mainly focused on the conversation between the PC, the FPGA, and its outputted display. Using the provided code, we were able to modify the data through our board's VGA pin to update a display given inputs of both on-board switches, and external UART commands. We successfully created an efficient design that fulfills all the instructed criteria.