Lab #7

ECE 4304 Spring 2021

Professor Aly

California State Polytechnic University, Pomona

Ahiezer Lopez

Joe Si

Sander Zuckerman

ahiezerlopez@cpp.edu

joesi@cpp.edu

sazuckerman@cpp.edu

Bronco ID:012715521

Bronco ID: 012636091

Bronco ID: 012644671

Objective:

Students will design a UART compatible machine utilizing FIFOs, ALUs, Barrel Shifters, and Seven Segments. The number of control bits will be 6 as it will be 3 per barrel shifter. We will have to read buttons each for the two FIFOs as well as a load button for the ALU. Along with the ALU, there are two switches that determine the math operation being executed. The outputs will have 4 LEDs representing whether the FIFOs are full or empty. Lastly, for the Seven Segments we will have 4 of them representing our ALU output and 4 representing our 8 bit inputs A and B.

Materials:

- FPGA (Nexys A7-100T)
- Vivado Software
- Computer
- UART Pmod (optional)

Contributions:

For this lab, everyone had their own part in it. With all parts/ modules already created, the group itself focused on the connection of the UART module and the rest of the code. Having been exposed to how UART works in a previous lecture, this gave us a headstart in this project. Still, we had to research to smooth out any confusion we had regarding UART. We each worked together to connect all the modules accordingly. The most time consuming part of the project was debugging, but through everyone's individual effort in debugging we were able to get it working.


Design Process:

Using the flowchart from below, we implemented our idea on how to approach this lab. We were able to implement the codes from previous labs and the new code provided during class to create our lab. We had multiple issues when designing this lab, one issue was how the connection between the FPGA and the computer through UART was supposed to be done. We had to use the program "Tera Term" to easily send data directly through the USB. This brought on another issue regarding the ASCII data not sending in the correct format. Another issue was created for the transmission of data between the UART and the FIFOs as one FIFO may fill up however, the second FIFO would not. These issues were resolved after hours of debugging and the objective of this lab was completed.

Design:

Using some code from previous lab experiments such as the seven segment code, the Arithmetic Logic Unit, and the barrel shifter we were able to combine these components with what was shown in class. In class, we were provided with the FIFO and the UART_rx code, so all we had to do was wire up / connect these components together correctly. The main design was already created and we just had to correctly wire up these components with the right settings such as the baud rate and stop bit.


Circuit Diagram:



Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP
∨ ✓ synth_1	constrs_1	synth_design Complete!								170	188	0.0	0	0
✓ impl_1	constrs_1	write_bitstream Complete!	5.411	0.000	0.083	0.000	0.000	0.113	0	163	188	0.0	0	0

Implementation:

Activate FIFO_FULL



Design:

Top Module

```
21 library IEEE;
22 use IEEE.STD_LOGIC_1164.ALL;
23 use IEEE.math real.all;
24 use IEEE.std_logic_unsigned.all;
26 -- Uncomment the following library declaration if using
27 : -- arithmetic functions with Signed or Unsigned values
28 | --use IEEE.NUMERIC_STD.ALL;
29
    -- Uncomment the following library declaration if instantiating
    -- any Xilinx leaf cells in this code.
32 : --library UNISIM;
33 --use UNISIM. VComponents.all;
34
35
    entity top is
36
              generic ( WIDTH: integer:= 8; -- for every 8 bit signal/input/output
                       top g WIDTH: integer:=8; --for width of fifo
37
                     top_g_DEPTH: integer:=4; -- for depth of fifo
38
39
                       top g CLKS PER BIT : integer:= 869 -- for UART
40
                       );Port (
41
                     top_clk
                                    : in std_logic;
42
43
                                    : in std_logic; -- reset for barrel shifter clock
                     top_rst
                                    : in std_logic; -- reset for seven segment
: in std_logic; -- reset for ALU
44
                     top SS rst
45
                     top_ALU_rst
                     top_fifo_rst : in std_logic; -- reset for FIFOs
46
47
                     top_switch
                                     : in std_logic_vector(1 downto 0); -- switches for ALU (+,-,*)
48
                     top_lod
                                     : in std_logic; -- loads onto ALU
49
                                     : in std_logic; -- reads input from uart onto fifo A
                     top_fifo_A_rd
                                     : in std_logic; -- reads input from wart onto fifo B
                     top_fifo_B_rd
                     top control A
                                     : in std logic vector(2 downto 0); -- will control number of bits rotating
                     top_control_B : in std_logic_vector(2 downto 0); -- will control number of bits rotating
                     top_rotate
                                     : in std_logic; -- will determine the direction of rotation
54
                     top_rx_serial
                                     : in std_logic; -- input from UART
                     top_fifo_empty_A : out std_logic; -- empty for FIFO A
56
                     top fifo empty B : out std logic; -- empty for FIFO B
                     top_fifo_full_A : out std_logic; -- full for FIFO A
                     top_fifo_full_B : out std_logic; -- full for FIFO A
58
                                 : out std_logic_vector(7 downto 0);
: out std_logic_vector(6 downto 0);
59
                     top En
                     top_SS
60
61
                     top_DP
                                     : out std_logic
62
                     );
63
```

```
66 architecture Behavioral of top is
67
     component ALU
69
                generic(width : integer:=8);
               Port (
71
                    ALU clk
                              : in std logic;
                     ALU rst
                             : in std logic;
73
                     ALU_input1 : in std_logic_vector(width-1 downto 0);
74
                     ALU_input2 : in std_logic_vector(width-1 downto 0);
75
                     ALU_switch : in std_logic_vector(1 downto 0);
76
                     ALU_output : out std_logic_vector(2*width-1 downto 0)
77
78
     end component;
79
     component Seven Seg
80 !
81 ;
            Port (
82
               clk
                           : in std_logic;
83
                           : in std logic;
84
                SSD input A0 : in STD_LOGIC_VECTOR(3 downto 0); -- seven seg for input
                SSD input A1 : in STD LOGIC_VECTOR(3 downto 0); -- seven seg for input
85
                SSD_input_B0 : in STD_LOGIC_VECTOR(3 downto 0); -- seven seg for output of rotation
86
                SSD_input_B1 : in STD_LOGIC_VECTOR(3 downto 0); -- seven seg for output of rotation
87
                SSD_output_ALU_0 : in STD_LOGIC_VECTOR(3 downto 0); -- seven seg for control of rotation
88
89
                SSD_output_ALU_1 : in STD_LOGIC_VECTOR(3 downto 0); -- seven seg for control of rotation
90
                SSD_output_ALU_2 : in STD_LOGIC_VECTOR(3 downto 0); -- seven seg for control of rotation
91
                SSD output ALU 3 : in STD LOGIC VECTOR(3 downto 0); -- seven seg for control of rotation
                          : out std_logic_vector(7 downto 0);
92
                EN out
93
                DP
                            : out std_logic;
94
                SSD out
                          : out STD LOGIC VECTOR (6 downto 0)
95
              );
96 | end component;
97
98
     component barrel_shifter is
99
            generic(width: integer:=8
                    );
               Port (
                    bs_clk
                              : in std_logic;
                    bs_rst
                               : in std_logic;
104
                                : in std_logic_vector(width-1 downto 0); -- barrel shifter input
                    bs_control : in std_logic_vector(integer(LOG2(real(width)))-1 downto 0); -- control
106
                    bs_rotation : in std_logic; -- will rotate the input left or right
```

```
bs_output : out std_logic_vector(width-1 downto 0) -- barrel shifter output
108
109
     end component;
112
113
     component UART RX is
114
      generic (
        g CLKS PER BIT : integer := 869;
                                           -- Needs to be set correctly
116
         width : integer:= 8;
         depth : integer:=4
118
         );
119
      port (
         i Clk
                    : in std_logic;
         FIFO_RST
                    : in std logic;
         i RX Serial : in std logic;
         FIFO A read : in std logic;
124
         FIFO B read : in std logic;
         FIFO A EMPTY : out std logic;
126
         FIFO B EMPTY : out std logic;
         FIFO A FULL : out std_logic;
128
         FIFO B FULL : out std logic;
         DATAOUT_FIFO_A: out std_logic_vector(7 downto 0);
129
         DATAOUT_FIFO_B: out std_logic_vector(7 downto 0)
     end component;
134
     signal ALU_input1: std_logic_vector(WIDTH-1 downto 0);
     signal ALU input2: std_logic_vector(WIDTH-1 downto 0);
136
137
     signal ALU out buf: std logic vector(2*width-1 downto 0);
138
139
     signal BS input1: std logic vector(WIDTH-1 downto 0);
140
     signal BS_input2: std_logic_vector(WIDTH-1 downto 0);
141
142
     signal BIT_16_out_buf: std_logic_vector(2*width-1 downto 0);
143
144
     signal top_output_BS1 : std_logic_vector(2*width-1 downto 0);
145
     signal top_output_BS2 : std_logic_vector(2*width-1 downto 0);
146
147
                           : std_logic;
     signal delay_sig
148
149 ;
     signal input B : std_logic_vector(WIDTH-1 downto 0);
```

```
signal input B : std_logic_vector(WIDTH-1 downto 0);
     signal full A : std logic;
150 :
151
152 | signal wart out : std logic vector(WIDTH-1 downto 0);
153
154 signal ascii hex1: std logic vector(width-1 downto 0);
     signal ascii hex2: std logic vector(width-1 downto 0);
155
156
157
    begin
158
159
    DELAY: process(top clk, top rst)
160
            variable v count: std_logic_vector(24 downto 0);
161
            begin
162
             if (rising_edge(top clk)) then
163
                 if(top rst ='1')then
164
                 v count := (others => '0');
165
                else
166
                v_count := v_count + 1;
167
                 end if;
168
             end if;
169
             delay_sig <= v_count(24);
170
             end process;
171
172 | BRL SHFT1: barrel shifter
173
                 port map (
                                    => delay_sig,
174
                         bs clk
175
                         bs rst
                                    => top lod,
                         bs input => ascii hex1,
176
177
                         bs control => top control A,
178
                         bs rotation => top rotate,
179
                         bs output => ALU input1
180
                         );
181
182
     BRL SHFT2: barrel shifter
183
                 port map (
184
                                    => delay_sig,
                         bs clk
185
                                    => top lod,
                         bs rst
186
                         bs input
                                    => ascii_hex2,
187
                         bs control => top control B,
                         bs rotation => top_rotate,
188
189
                         bs output => ALU input2
190
                         );
191
```

```
BCD ALU: ALU
195
         generic map ( width => width)
196
         port map (
197
                      ALU clk
                                 => top clk,
198
                      ALU rst
                                 => top ALU rst,
199
                      ALU input1 => ALU input1,
                      ALU input2 => ALU input2,
201
                      ALU switch => top switch(1 downto 0),
                      ALU output => ALU out buf
203
                      );
204
205
     GEN CONV1: process(BS input1)
206
                begin
207
                case BS input1 is
208
                when x"30" => ascii hex1 <= x"00";
209
                when x"31" => ascii hex1 <= x"01";
210
               when x"32" => ascii hex1 <= x"02";
211
               when x"33" => ascii hex1 <= x"03";
212
               when x"34" => ascii hex1 <= x"04";
213
               when x"35" => ascii hex1 <= x"05";
214
                when x"36" => ascii hex1 <= x"06";
215
                when x"37" => ascii hex1 <= x"07";
                when x"38" => ascii hex1 <= x"08";
216
217
                when x"39" => ascii hex1 <= x"09";
218
                when others => ascii hex1 <= (others => 'U');
219
                end case;
220
                end process;
221
222
     GEN CONV2: process(BS input2)
223
                begin
224
                case BS input2 is
225
                when x"30" => ascii hex2 <= x"00";
226
                when x"31" => ascii hex2 <= x"01";
227
                when x"32" => ascii_hex2 <= x"02";
                when x"33" => ascii hex2 <= x"03";
228
229
                when x"34" => ascii hex2 <= x"04";
                when x"35" => ascii hex2 <= x"05";
                when x"36" => ascii hex2 <= x"06";
231
                when x"37" => ascii hex2 <= x"07";
233
                when x"38" => ascii hex2 <= x"08";
234
                when x"39" => ascii hex2 <= x"09";
235
                when others => ascii hex2 <= (others => 'U');
236
                end case;
```

```
237
               end process;
238
239 SS: Seven Seg
240
         port map(
241
                clk
                         => top clk,
242
                 rst
                        => top_SS_rst,
243
                 SSD_input_A0 => ALU_input1(3 downto 0),
                 SSD_input_A1 => ALU_input1(7 downto 4),
244
                 SSD input B0 => ALU input2(3 downto 0),
245
                 SSD_input_B1 => ALU_input2(7 downto 4),
246
247
                 SSD_output_ALU_0 => ALU_out_buf(3 downto 0),
248
                 SSD_output_ALU_1 => ALU_out_buf(7 downto 4),
                 SSD output ALU 2 => ALU out buf(11 downto 8),
249
                 SSD_output_ALU_3 => ALU_out_buf(15 downto 12),
250
251
                 EN out => top En,
                 DP => top_DP,
253
                 SSD_out => top_SS
254
255
256
257 | GEN UART RX: UART RX
258
     generic map(g_CLKS_PER_BIT => top_g_CLKS_PER_BIT, width => top_g_WIDTH, depth => top_g_DEPTH)
259
      port map(
260
         i_Clk
                         => top_clk,
261
         FIFO RST
                        => top_fifo_rst,
         i_RX_Serial
                        => top_rx_serial,
263
         FIFO A read
                        => top fifo A rd,
         FIFO B read
264
                         => top fifo B rd,
         FIFO A EMPTY
265
                        => top fifo empty A,
266
         FIFO B EMPTY
                        => top fifo empty B,
267
         FIFO A FULL
                        => top fifo full A,
268
         FIFO B FULL
                        => top fifo full B,
269
         DATAOUT FIFO A => BS input1,
         DATAOUT FIFO B => BS input2
271
272
         );
273
274
275 end Behavioral;
```

UART Rx Module:

```
library ieee;
    use ieee.std logic 1164.ALL;
29
    use ieee.numeric_std.all;
30
31 | entity UART RX is
32 generic (
33
       g CLKS PER BIT : integer := 869;
34
        width :integer := 8;
35
       depth :integer := 4
36
       );
37
     port (
38
                   i Clk : in std_logic;
39
                   fifo rst
                              : in std logic;
40
                   i RX Serial : in std logic;
                   FIFO_A_read : in std_logic;
41
42
                   FIFO B read
                                  : in std_logic;
                   FIFO A FULL : out std_logic;
43
                                  : out std_logic;
44
45
46
                   FIFO B EMPTY : out std logic;
47
                   DATAOUT FIFO A: out std logic vector (7 downto 0);
48
                   DATAOUT FIFO B: out std logic vector (7 downto 0)
49
        );
50
    end UART RX;
51
52
53
    architecture rtl of UART RX is
54
55
      type t SM Main is (s Idle, s RX Start Bit, s RX Data Bits,
56
                        s RX Stop Bit, s Cleanup);
57
      signal r SM Main : t SM Main := s Idle;
58
59
      signal r RX Data R : std logic := '0';
      signal r RX Data : std_logic := '0';
60
61
      signal r Clk Count : integer range 0 to g CLKS PER BIT-1 := 0;
62
63
      signal r Bit Index : integer range 0 to 7 := 0; -- 8 Bits Total
      signal r RX Byte : std logic vector(7 downto 0) := (others => '0');
64
      signal o RX Byte : std_logic_vector(7 downto 0);
65
66
      signal r_RX_DV : std_logic := '0';
                       : std_logic := '0';
67
      signal o RX DV
      signal FAB : std_logic;
68
69 :
      signal FBB
                   : std logic;
```

```
signal o RX DVB: std_logic;
 71 :
       signal o RX DVA: std logic;
 72
 73
       component STD FIFO is
 74 !
        Generic (
 75
            constant DATA WIDTH : positive := 8;
 76
             constant FIFO DEPTH : positive := 256
77
         );
78
         Port (
 79
             CLK
                   : in STD_LOGIC;
                  : in STD_LOGIC;
 80
             WriteEn : in STD LOGIC;
 81
             DataIn : in STD_LOGIC_VECTOR (DATA_WIDTH - 1 downto 0);
 82
 83
             ReadEn : in STD LOGIC;
             DataOut : out STD_LOGIC_VECTOR (DATA WIDTH - 1 downto 0);
 84
 85
             Empty : out STD LOGIC;
 86
             Full : out STD LOGIC
 87
         );
 88
     end component;
 89
 90
 91 | begin
 92
     FIFO A FULL <= FAB;
 93
      FIFO B FULL <= FBB;
 94
 95
96
      GEN FIFO A: STD FIFO
 97
                generic map (DATA_WIDTH => width, FIFO_DEPTH => depth )
98
                port map (
99
                                => i Clk,
                       CLK
100
                       RST
                               => fifo rst,
                       WriteEn => o RX DVA,
101
                       DataIn => o RX Byte,
102
103
                       ReadEn => FIFO A read,
                       DataOut => DATAOUT FIFO A,
104
                       Empty
105
                               => FIFO A EMPTY,
                       Full
                               => FAB
106
107
108
                       );
109
110
        COND: process(FAB, FBB)
111
         begin
112
         if(FAB = '1') then
113 ;
             o RX DVB
                      <= o RX DV;
```

```
114
         else
115
             o RX DVA <= o RX DV;
116
         end if;
117
118
         end process;
119
120 ;
      GEN FIFO B: STD FIFO
121
                generic map (DATA WIDTH => width, FIFO DEPTH => depth )
122
                port map (
123
                       CLK
                                 => i Clk,
124
                       RST
                                 => FIFO RST,
                       WriteEn => o RX DVB,
125
126
                       DataIn
                                 => o RX Byte,
127
                                 => FIFO B read,
                       ReadEn
128
                       DataOut => DATAOUT FIFO B,
129
                       Empty => FIFO B EMPTY,
130
                       Full
                                 => FBB
131
132
                        );
133
134 🖨
       -- Purpose: Double-register the incoming data.
135
       -- This allows it to be used in the UART RX Clock Domain.
       -- (It removes problems caused by metastabiliy)
136 🗎
137
       p SAMPLE : process (i Clk)
138
       begin
139
        if rising_edge(i_Clk) then
140
         r RX Data R <= i RX Serial;
141
          r_RX_Data <= r_RX_Data_R;
142
        end if;
143
       end process p_SAMPLE;
144
145
146
       -- Purpose: Control RX state machine
147
       p UART RX : process (i Clk)
148
       begin
149
        if rising edge (i Clk) then
150
151
           case r SM Main is
152
153
             when s Idle =>
               r RX DV <= '0';
154
155
               r Clk Count <= 0;
```

```
155
              r Clk Count <= 0;
156
              r Bit Index <= 0;
157
              if r RX Data = '0' then -- Start bit detected
158
159
               r SM Main <= s RX Start Bit;
160 ;
161
               r_SM_Main <= s_Idle;
162
              end if;
163
164
165
            -- Check middle of start bit to make sure it's still low
166 ;
            when s RX Start Bit =>
167
             if r_Clk_Count = (g_CLKS_PER_BIT-1)/2 then
168
               if r RX Data = '0' then
169
                 r Clk Count <= 0; -- reset counter since we found the middle
170
                 r_SM_Main <= s_RX_Data_Bits;
171
                else
172
                 r_SM_Main <= s_Idle;
173
                end if;
174
             else
175 !
               r Clk Count <= r Clk Count + 1;
176
               r SM Main <= s RX Start Bit;
177
              end if;
178
179
180
            -- Wait g CLKS PER BIT-1 clock cycles to sample serial data
181
            when s RX Data Bits =>
             if r_Clk_Count < g_CLKS_PER_BIT-1 then
182
183
               r_Clk_Count <= r_Clk_Count + 1;
184
                r_SM_Main <= s_RX_Data_Bits;
185 !
             else
186
                r Clk Count
                                     <= 0;
187
               r RX Byte(r Bit Index) <= r RX Data;
188
189
                -- Check if we have sent out all bits
190
                if r Bit Index < 7 then
191
                r_Bit_Index <= r_Bit_Index + 1;
192 :
                 r SM Main <= s RX Data Bits;
193
               else
194
                r Bit Index <= 0;
195
                 r SM Main <= s RX Stop Bit;
196
                end if;
              end if;
197
198
```

```
200 ;
            -- Receive Stop bit. Stop bit = 1
201 :
           when s_RX_Stop_Bit =>
202
             -- Wait g CLKS PER BIT-1 clock cycles for Stop bit to finish
             if r Clk Count < g CLKS PER BIT-1 then
203 !
204 :
               r Clk Count <= r Clk Count + 1;
205
               r_SM_Main <= s_RX_Stop_Bit;
206 !
             else
207 ;
               r RX DV <= '1';
208
               r_Clk_Count <= 0;
209
               r SM Main <= s Cleanup;
210 ;
             end if;
211
212
213
            -- Stay here 1 clock
214
           when s Cleanup =>
             r SM Main <= s Idle;
215
216 ;
             r RX DV <= '0';
217
218
219 ;
           when others =>
220
             r SM Main <= s Idle;
221
222 !
         end case;
      end if;
223 :
224
     end process p_UART_RX;
225
     o_RX_DV <= r_RX_DV;
226 ;
227
     o RX Byte <= r RX Byte;
228
229 | end rtl;
```

Barrel Shifter Module:

```
21 library ieee;
    use ieee.std_logic 1164.ALL;
23 use ieee.numeric std.all;
24 use ieee.std logic arith.all;
25 use ieee.std logic unsigned.all;
27 🖯 entity UART_RX is
generic (
g_CLKS_PER_BIT : integer := 87 -- Needs to be set correctly
    );
30
      port (
31
32 :
      i_Clk
       i_Clk : in std_logic;
i_reset : in std_logic;
33
       i_RX_Serial : in std_logic;
35 - ReadEn : in std_logic;
36 : -- Output : out std_logic_vector(7 downto 0);
37 -- DATAOUT FIFO A: out std_logic_vector(7 downto 0);
38 -- DATAOUT FIFO B: out std_logic_vector(7 downto 0);
39 -- Empty_A : out std_logic;
40 -- Empty_B : out std_logic;
41 -- Full A : out std logic;
42 -- Full B : out std logic
DP : out std_logic;
44 EN : out std_logic_vector(7 downto 0);
45
        SS
                    : out std logic vector(6 downto 0)
     );
46
47 end UART RX;
48
49
50 - architecture rtl of UART RX is
      type t_SM_Main is (s_Idle, s_RX_Start_Bit, s_RX_Data_Bits,
53
                          s RX Stop Bit, s Cleanup);
      signal r SM Main : t SM Main := s Idle;
56
      signal r_RX_Data_R : std logic := '0';
      signal r_RX_Data : std logic := '0';
57 :
59
      signal r_Clk_Count : integer range 0 to g_CLKS_PER_BIT-1 := 0;
60 | signal r_Bit_Index : integer range 0 to 7 := 0; -- 8 Bits Total
```

```
61 :
62 architecture Behavioral of barrel_shifter is
 63
 64
     signal I_temp: std logic vector(width-1 downto 0);
 65
     signal C_temp: std_logic_vector(integer(LOG2(real(width)))-1 downto 0);
 66
 67
     type state_type is (
 68
                           s0,
 69
                           sl,
 70
                           s2,
 71
                           s3,
 72
                           s4
 73
                         );
74
     signal ps_state: state_type; -- present state
75
76 begin
77 process(bs_clk, bs_rst)
78 begin
79 🖯
         if(bs rst = 'l') then
80 :
             ps_state <= s0;
81
          elsif(rising edge(bs_clk)) then
82 🖯
             case ps_state is
83 🖨
             when s0 => --initialize values
84 :
                 I_temp <= bs_input;</pre>
85 :
                 C_temp <= bs_control;
86 🖨
                 if (bs_rotation = '1') then --if '1' rotate right --if '0' rotate left
87 :
                      ps_state <= s2;
88
                  else
89
                      ps_state <= s3;
 90 🖨
                  end if;
 91 🗇
              when s1 => -- will determine which state to go to next depending on direction of rotation
92
                  C_temp <= bs_control;</pre>
93 🖨
                  if(bs_rotation = '1')then --if '1' rotate right --if '0' rotate left
94
                      ps_state <= s2;
95
                  else
96
                      ps state <= s3;
 97 🖒
98 🖯
             when s2 => -- will rotate right each time C temp reaches 0
                 if(C_temp = x"0")then
99 🗇
100
                      ps_state <= s4;
101
                 else
102
                      C_temp <= C_temp -1;</pre>
103
                      I_temp <= I_Temp(0) & I_temp(width-1 downto 1);</pre>
```

```
104
                   ps_state <= s2;
105 🖨
               end if;
106 🖯
         when s3 => --will rotate left each time C_temp reaches 0
107 🖨
              if(C_temp = x"0")then
108 :
                   ps_state <= s4;
109
                else
110
                   C_temp <= C_temp -1;</pre>
111
                   I_temp <= I_temp(width-2 downto 0) & I_Temp(width-1);</pre>
112
                   ps_state <= s3;
113 🗀
               end if;
when s4 => -- I_temp is set to output while it goes back to state 1
115 ;
          bs_output <= I_temp;</pre>
116 🖒
               ps_state <= sl;
117
          when others => bs_output <= (others => '0');
118 🗀
          end case;
119 end if;
120 end process;
121 end Behavioral;
122
```

Seven-Segment Display Module:

```
library IEEE;
23
     use IEEE.STD LOGIC 1164.ALL;
24 use IEEE.numeric std.all;
25 use IEEE.std logic unsigned.all;
27 - Uncomment the following library declaration if using
28 -- arithmetic functions with Signed or Unsigned values
29   --use IEEE.NUMERIC STD.ALL;
30
31
    -- Uncomment the following library declaration if instantiating
     -- any Xilinx leaf cells in this code.
33
    --library UNISIM;
34 -- use UNISIM.VComponents.all;
35
36 \stackrel{.}{\ominus} entity Seven_Seg is
37
           Port (
                           : in std logic;
39
                           : in std logic;
40
              SSD_input_A0 : in STD LOGIC VECTOR(3 downto 0); -- seven seg for input
               SSD_input_Al : in STD_LOGIC_VECTOR(3 downto 0); -- seven seg for input
41
               SSD_input_B0 : in STD LOGIC VECTOR(3 downto 0); -- seven seg for output of rotation
42
43
               SSD input B1 : in STD LOGIC VECTOR(3 downto 0); -- seven seg for output of rotation
               SSD output ALU 0 : in STD LOGIC VECTOR(3 downto 0); -- seven seg for control of rotation
               SSD_output_ALU_1 : in STD_LOGIC_VECTOR(3 downto 0); -- seven seg for control of rotation
45
               SSD_output_ALU_2 : in STD LOGIC VECTOR(3 downto 0); -- seven seg for control of rotation
46
               SSD_output_ALU_3 : in STD_LOGIC_VECTOR(3 downto 0); -- seven seg for control of rotation
47
48
               EN_out : out std_logic_vector(7 downto 0);
               DP
                           : out std logic;
               SSD out : out STD LOGIC VECTOR (6 downto 0)
51
              );
52 @ end Seven Seg;
53
54 architecture Behavioral of Seven Seg is
57
    signal counter_out: std logic vector(2 downto 0);
58
    signal dout_out: std logic vector(5 downto 0);
59
    signal E: std logic vector(7 downto 0);
60
61
62 | begin
```

```
64 \ominus process(clk, rst)
65
        variable v_count: std_logic_vector(18 downto 0);
66
67 Ė
      if (rising_edge (clk)) then -- need to fix the reset here
68 E
          if (rst ='1') then
69
              v_count := (others => '0');
            else
70
            v_count := v_count + 1;
72 🖨
73 🖨
       end if:
74
       counter_out <= v_count(18 downto 16);</pre>
75 🖨
       end process;
76
77
78 🗇 process (counter out, SSD input A0, SSD input A1, SSD input B0, SSD input B1, SSD output ALU_0, SSD output ALU_1, SSD output ALU_2, SSD output ALU_3)
79 begin
80 🖨
81 🖨
           when "000" \Rightarrow E <= "00000001";
82 🖨
                      dout_out <= '1' & SSD_input_A0(3 downto 0) & '1';
83 🖨
          when "001" => E <= "00000010":
                     dout_out <= '1' & SSD_input_A1(3 downto 0) & '1';
84 🗀
          when "010" => E <= "00000100";
85 🖨
86 🖨
                      dout_out <= '1' & SSD_input_B0(3 downto 0) & '1';
          when "011" => E <= "00001000";
88 🖨
                      dout_out <= '1' & SSD_input_B1(3 downto 0) & '1';</pre>
89 🗀
           when "100" => E <= "00010000";
90 🖒
                      dout_out <= '1' & SSD_output_ALU_0(3 downto 0) & '1';
91 🗇
           when "101" => E <= "00100000";
          dout_out <= '1' & SSD_output_ALU_1(3 downto 0) & '1'; when "110" => E <= "01000000";
92 🖒
93 Ė
                      dout_out <= '1' & SSD_output_ALU_2(3 downto 0) & '1';</pre>
           when "111" => E <= "10000000";
                      dout_out <= '1' & SSD_output_ALU_3(3 downto 0) & '1';</pre>
          when others => E <= "11111111";
98 🖨
       end case:
99 A end process:
100
101
    En out <= not E;
103 \bigcirc process(dout_out) is -- a reset for the seven segment decoder, shouldnt be the same as the reset above
105 🗀
       case dout_out(4 downto 1) is
106 :
                   when "0000" => SSD out(6 downto 0) <= "0000001";
                   when "0001" => SSD_out(6 downto 0) <= "1001111";
107
                   when "0010" => SSD out(6 downto 0) <= "0010010";
108
109
                  when "0011" => SSD_out(6 downto 0) <= "0000110";
110
                  when "0100" => SSD_out(6 downto 0) <= "1001100";
111
                  when "0101" => SSD out(6 downto 0) <= "0100100";
112
                  when "0110" => SSD out(6 downto 0) <= "01000000";
                  when "0111" => SSD out(6 downto 0) <= "0001111";
113
                  when "1000" => SSD out(6 downto 0) <= "00000000";
114
115
                  when "1001" => SSD out(6 downto 0) <= "0000100";
116
                  when "1010" => SSD out(6 downto 0) <= "0001000";
117
                  when "1011" => SSD out(6 downto 0) <= "1100000";
118
                   when "1100" => SSD out(6 downto 0) <= "0110001";
                   when "1101" => SSD_out(6 downto 0) <= "1000010";
119
                   when "1110" => SSD_out(6 downto 0) <= "0110000";
120
                   when "1111" => SSD_out(6 downto 0) <= "0111000";
121
                   when others => SSD out(6 downto 0) <= "1111111";
122
123 🖨
             end case:
124 @ end process;
125
126 : DP <= dout_out(0);
127 end Behavioral;
```

ALU Module:

```
22 | library IEEE;
23 | use IEEE.STD LOGIC 1164.ALL;
24 use IEEE.NUMERIC STD.ALL;
25 use IEEE.std logic unsigned.all;
26
27 -- Uncomment the following library declaration if using
28 ; -- arithmetic functions with Signed or Unsigned values
29 -- use IEEE.NUMERIC STD.ALL;
30
31 -- Uncomment the following library declaration if instantiating
32 : -- any Xilinx leaf cells in this code.
33 -- library UNISIM;
34 -- use UNISIM. VComponents.all;
35
36 entity ALU is
           generic(width : integer:=8);
38
              Port (
                    ALU clk : in std logic;
39
                    ALU rst : in std logic;
40
                    ALU_input1 : in std logic vector(width-1 downto 0);
41
42
                    ALU input2 : in std logic vector(width-1 downto 0);
43
                    ALU switch : in std logic vector(1 downto 0);
44
                    ALU output : out std logic vector(2*width-1 downto 0)
45
                    );
46 end ALU;
48 architecture Behavioral of ALU is
49
50 © component MUL
51
       generic(mul width: integer:= 8);
52
         Port (
53
               mul_clk: in std logic;
54
               mul rst: in std logic;
55 1
               go: in std logic;
56
               M:
                        in std logic vector(mul_width-1 downto 0);
57
                        in std logic vector(mul width-1 downto 0);
58
               Product: out std logic vector((mul_width*2)-1 downto 0)
60 @ end component;
62 🖯 component FA
63
                Port (
```

```
64
                       Cin : in std logic;
 65 !
                       A : in std logic;
 66
                            : in std logic;
 67
                       sum : out std logic;
 68
                       cout : out std logic
 69
 70
 71
                        );
 72 end component;
 73
 74
 75
 76 signal Internal_carry: std_logic_vector(2*width downto 0);
 77 : signal sum_out :std logic vector(2*width-1 downto 0):= (others => '0');
 78 | signal input 1 : std logic vector(2*width-1 downto 0);
 79 ; signal input_2 : std logic vector(2*width-1 downto 0);
 80
 81
 82 | signal mul_output: std logic vector(2*width-1 downto 0);
 83 signal ALU_go: std logic;
 84 | signal ALU_gol: std logic;
 85
 86 ; signal div_out : std logic vector(2*width-1 downto 0);
 87
 88 | begin
 89 | input_1 <= x"00" & ALU_input1;
 90 input_2 <= x"ff" & not ALU_input2 when ALU_switch = "01" else x"00" & ALU_input2;
 91
 92 Internal_carry(0) <= ALU_switch(0);
 93
 94 GEN_WRAPPER: for i in 0 to width-1 generate
 95
 96 🖯
             SUBorADD: FA port map (
 97
                                   A => input_1(i),
 98
                                   Cin => Internal carry(i),
99
                                  B => input_2(i),
100
                                  Sum => sum_out(i),
101
                                  Cout => Internal carry(i+1)
102 🖨
                                 );
103
           end generate;
104
105 :
```

```
106
107
108 ALU_go <= 'U' when ALU_switch = "00" else
               'U' when ALU_switch = "01" else
109 ;
110
               'l' when ALU switch = "10" else
111
                'U' when ALU_switch = "11";
112 - MULITPLY: MUL generic map(mul_width => width)
113 port map(
114
                  mul_clk => ALU_clk,
115
                  mul_rst => ALU_rst,
116
                         => ALU go,
                  go
117
                  M
                         => ALU input1,
118
                        => ALU input2,
                  Q
119
                  Product => mul_output
120
121 🗀
                 );
122
123 | ALU_gol <= 'U' when ALU_switch = "00" else
124
                'U' when ALU_switch = "01" else
125 !
                'U' when ALU_switch = "10" else
                'l' when ALU switch = "11";
126
127
128
129
131 - OUTPUT: process(ALU_switch, ALU_clk)
132
            begin
133 🖯
            case ALU_switch is
134
                when "00" => ALU_output <= sum_out;
                when "01" => ALU_output <= sum_out;
135
136
                when "10" => ALU_output <= mul_output;
137 :
                when "11" => ALU_output <= div_out;
138
                when others => ALU output <= (others => '0');
139 🗀
            end case;
140 🗀
             end process;
141
142 end Behavioral;
```

FIFO Module:

```
library IEEE;
22
       USE IEEE.STD LOGIC 1164.ALL;
23
      USE IEEE.NUMERIC_STD.ALL;
24
    entity STD_FIFO is Generic (
25
26
27
               constant DATA_WIDTH : positive := 8;
28
               constant FIFO_DEPTH : positive := 256
29
     中
30
           Port (
              CLK
                       : in STD LOGIC;
31
32
               RST
                      : in STD_LOGIC;
33
               WriteEn : in STD LOGIC;
34
               DataIn : in STD_LOGIC_VECTOR (DATA_WIDTH - 1 downto 0);
               ReadEn : in STD_LOGIC;
DataOut : out STD_LOGIC_VECTOR (DATA_WIDTH - 1 downto 0);
35
36
               Empty : out STD_LOGIC;
37
38
               Full
                       : out STD LOGIC
39
     end STD FIFO;
40
41
42
    marchitecture Behavioral of STD_FIFO is
43
44
     begin
45
46
           -- Memory Pointer Process
47
           fifo_proc : process (CLK)
               type FIFO_Memory is array (0 to FIFO_DEPTH - 1) of STD_LOGIC_VECTOR (DATA_WIDTH - 1 downto 0);
48
49
               variable Memory : FIFO_Memory;
50
               variable Head : natural range 0 to FIFO_DEPTH - 1;
variable Tail : natural range 0 to FIFO_DEPTH - 1;
51
52
53
54
               variable Looped : boolean;
55
           begin
               if rising_edge(CLK) then
  if RST = '1' then
56
57
58
                       Head := 0;
59
                        Tail := 0;
60
                        Looped := false;
61
62
63
                        Full <= '0';
64
                        Empty <= '1';</pre>
65
                    else
66
                        if (ReadEn = '1') then
67
                             if ((Looped = true) or (Head /= Tail)) then
68
                                 -- Update data output
69
                                 DataOut <= Memory(Tail);</pre>
70
71
                                 -- Update Tail pointer as needed
                                 if (Tail = FIFO DEPTH - 1) then
Tail := 0;
72
73
74
                                     Looped := false;
```

```
76
                               else
 77
                                  Tail := Tail + 1;
                               end if;
 78
 79
 80
 81
                           end if;
 82
                       end if;
 83
 84
                       if (WriteEn = '1') then
 85
                           if ((Looped = false) or (Head /= Tail)) then
 86
                               -- Write Data to Memory
 87
                               Memory(Head) := DataIn;
 88
 89
                               -- Increment Head pointer as needed
 90
                               if (Head = FIFO_DEPTH - 1) then
 91
                                   Head := 0;
 92
     F
 93
                                  Looped := true;
 94
                               else
 95
                                  Head := Head + 1;
 96
                               end if;
 97
                           end if;
 98
                       end if;
99
100
                       -- Update Empty and Full flags
101
                       if (Head = Tail) then
                          if Looped then
102
103
                               Full <= '1';
104
                           else
105
                               Empty <= '1';</pre>
106
     F
                           end if;
107
                       else
108
                           Empty <= '0';</pre>
109
                                  <= '0';
                           Full
110
                       end if;
111
                   end if;
112
               end if;
113
           end process;
114
115 end Behavioral;
116
```

Analysis:

Through a large amount of problems, we were finally able to create our design compatible with UART. The main problem that occurred was the transferring of data between UART and the FPGA. Initially we had used other code found online to help with the connection, however it was difficult to do so. To solve the problem we used Tera Term which automatically connects the computer inputs to the FPGA. Our connections were simple as all code was either created from previous labs or provided from class. We have small edits such as the 7 segment display and a conversion between ASCII to binary.

Conclusion:

In this lab, we were successfully able to create a UART compatible machine utilizing FIFOs, ALUs, Barrel Shifters, and Seven Segments. Using previous code such as the ALU, Barrel Shifter and seven segments from previous labs, and the code provided during class, we were able to connect these modules with ease. Our main issue was UART as we did have trouble connecting and transferring the data correctly into the FPGA, but with endless debugging we were able to get the right ASCII input we needed to fully say our code is working.