Lab #4

ECE 4304 Spring 2021

Professor Aly

California State Polytechnic University, Pomona

| Ahiezer Lopez | Joe Si | Sander Zuckerman sazuckerman@cpp.e | | | | |
|--------------------|---------------|------------------------------------|--|--|--|--|
| ahiezerlopez@cpp.e | joesi@cpp.edu | | | | | |
| du Bronco | Bronco ID: | du Bronco ID: | | | | |
| ID:012715521 | 012636091 | 012644671 | | | | |

Objective:

Students will create eight BCD counters and a Seven Segment Decoder with 2 reset buttons and an up-down switch. The eight BCD counters will essentially be connected in series and as soon one BCD counts up to 9 the next BCD begins to count. There will be one reset dedicated to the seven segment and the other to the BCD counters. The switch will determine if the counter is counting up or down. In the end, numbers 0-99999999 will be displayed on the seven segments of the FPGA board.

Materials:

- FPGA (Nexys A7-100T)
- Vivado Software
- Computer

Contributions:

The lab was completed with each individual's help. Ahiezer and Sander created the BCD counter module that would count from 0-99999999. Joe helped by creating the Seven Segment Module and implementing the code onto the board. The top module was worked on by everyone since it was just a simple connection between the different modules.


Design Process:

Using the flowchart below, we implement our idea on how to approach this lab. We ran into some trouble with the BCD counter because it was not counting correctly beyond 99. After taking a slightly different approach, we were able to get the entire counter to work. Given that we need 8 BCD counters, in the top module we instantiated 8 copies of the BCD counter. Overall, our design involved the use of 41 LUTs, 83 flip flops, and 0.122W.

Design:


Using the seven segment code from last week's lab, we were able to use it for this week's lab. Given that we needed a reset for the seven segment, we just added that to the code. Regarding the BCD counter, there two inputs we needed to account for, the up-down counter and the reset. We gave the reset priority and then proceeded with the up-down counter. This part was the toughest part because we need to make the following counters count at the right time. In the end, we were able to achieve the objective in this lab.

Circuit Diagram:



| Name | Constraints | Status | WNS | TNS | WHS | THS | TPWS | Total Power | Failed Routes | LUT | FF | BRAM | URAM | DSP |
|-------------|-------------|---------------------------|-------|-------|-------|-------|-------|-------------|---------------|-----|----|------|------|-----|
| √ ✓ synth_1 | constrs_1 | synth_design Complete! | | | | | | | | 41 | 83 | 0.0 | 0 | 0 |
| ✓ impl_1 | constrs_1 | write_bitstream Complete! | 7.451 | 0.000 | 0.252 | 0.000 | 0.000 | 0.122 | 0 | 41 | 83 | 0.0 | 0 | 0 |

Implementation:



Design:

Top Module

```
22 | library IEEE;
23 use IEEE.STD LOGIC 1164.ALL;
24 use IEEE.std logic unsigned.all;
25 - Uncomment the following library declaration if using
26 ! -- arithmetic functions with Signed or Unsigned values
27 -- use IEEE.NUMERIC STD.ALL;
28
29 ' -- Uncomment the following library declaration if instantiating
30 : -- any Xilinx leaf cells in this code.
31 ! -- library UNISIM;
33
34
    entity top is
35
36
              Port (
37
                    top clk
                              : in std logic;
38
                    top rst1
                               : in std logic;
39
                    top_rst2
                              : in std_logic;
40
                    top switch : in std logic;
                              : out std logic vector(7 downto 0);
41
                    top En
42
                    top SS
                               : out std_logic_vector(6 downto 0);
43
                    top DP
                              : out std logic
44
45
                    );
46
    end top;
47
    architecture Behavioral of top is
48
49
    signal BCD1: std_logic_vector(3 downto 0);
    signal BCD2: std logic vector (3 downto 0);
51
    signal BCD3: std_logic_vector(3 downto 0);
52
    signal BCD4: std logic vector (3 downto 0);
53
    signal BCD5: std logic vector (3 downto 0);
54
    signal BCD6: std logic vector (3 downto 0);
55
    signal BCD7: std_logic_vector(3 downto 0);
5.6
    signal BCD8: std logic vector(3 downto 0);
57
58
59 | signal EN1: std logic;
60 | signal EN2: std_logic;
61 ; signal EN3: std logic;
62 | signal EN4: std logic;
63 | signal EN5: std logic;
64 ; signal EN6: std_logic;
     <
```

```
signal EN8: std logic;
66
67
68
     signal delay sig: std_logic;
69
     component SevenSegDecoder
71
72
                        : in std logic;
     Port (
                clk
73
                rst
                        : in std logic;
74
                SSD in 0 : in STD LOGIC VECTOR(3 downto 0);
75
                SSD in 1 : in STD LOGIC VECTOR (3 downto 0);
76
                SSD in 2 : in STD LOGIC VECTOR (3 downto 0);
                SSD in 3 : in STD_LOGIC_VECTOR(3 downto 0);
78
                SSD in 4 : in STD LOGIC VECTOR (3 downto 0);
                SSD_in_5 : in STD_LOGIC_VECTOR(3 downto 0);
79
                SSD in 6 : in STD_LOGIC_VECTOR(3 downto 0);
80
                SSD in 7 : in STD LOGIC VECTOR (3 downto 0);
81
82
                EN out : out std_logic_vector(7 downto 0);
83
                        : out std logic;
84
                SSD out 0 : out STD LOGIC VECTOR (6 downto 0)
85
              );
86
     end component;
87
88
89
90
91
     component bcd_counter
92
                     Port (
93
                         bed clk: in std logic; - bed clock
94
                         bcd roi: in std_logic; -- bcd rollover in
95
                         bcd_rst: in std_logic; -- bcd reset
96
                         bed ud : in std_logic; -- up-down switch
97
                         bcd out: out std logic vector (3 downto 0); - BCD output
98
                         bcd ro : out std_logic -- bcd rollover out
99
                         );
     end component;
101
102
103
     begin
0.4
105
     DELAY: process(top clk, top rst1)
106
            variable v count: std logic vector(24 downto 0);
            begin
108
             if (rising edge (top clk)) then
109
                 if (top rst1 ='1') then
```

```
-----
                v count := (others => '0');
                else
                v count := v count + 1;
                end if;
            end if;
            delay sig <= v count(24);
            end process;
119
     BOTTOM: SevenSegDecoder
         port map (
                clk
                       => top_clk,
                rst => top_rst1,
              SSD in 0 => BCD1,
124
               SSD in 1 => BCD2,
                SSD in 2 => BCD3,
126
                SSD in 3 => BCD4,
                SSD in 4 => BCD5,
                SSD in 5 => BCD6,
                SSD in 6 => BCD7,
                SSD in 7 => BCD8,
                EN_out => top_En,
                DP => top DP,
                SSD out 0 => top SS
                );
137 GEN BCD1: bcd counter
138
         port map (
139
140
                bcd clk => top clk,
141
                bcd_roi => delay_sig,
142
                bcd rst => top rst2,
143
                bcd_ud => top_switch,
                bcd_out => BCD1,
                bcd_ro => EN1
                );
149 GEN BCD2: bcd counter
150 port map(
```

114

116

118

128

129

134

136

144

145

146

147

```
152
                 bcd clk => top clk,
                 bcd roi => EN1,
153
154
                 bcd_rst => top_rst2,
155
                 bcd ud
                         => top switch,
156
                 bcd out => BCD2,
157
                 bcd ro => EN2
158
159
                 );
160
     GEN BCD3: bcd counter
162
        port map (
163
164
                 bcd clk => top clk,
165
                 bcd roi => EN2,
166
                 bcd rst => top rst2,
                 bcd ud
                         => top switch,
                 bcd out => BCD3,
168
169
                 bcd ro => EN3
170
171
                 );
    GEN BCD4: bcd counter
172
        port map (
174
175
                 bcd clk => top clk,
176
                 bcd roi => EN3,
                 bcd_rst => top_rst2,
177
178
                 bcd ud => top switch,
179
                 bcd out => BCD4,
                 bcd ro => EN4
181
182
                 );
183
184
    GEN BCD5: bcd counter
       port map (
186
187
                 bcd clk => top clk,
188
                 bcd roi => EN4,
189
                 bcd rst => top rst2,
190
                 bcd ud
                         => top switch,
191
                 bcd out => BCD5,
192
                 bcd ro => EN5
193
195 | GEN_BCD6: bcd_counter
```

```
195 GEN BCD6: bcd counter
196 ;
     port map (
197
198
                bcd_clk => top_clk,
199
                bcd_roi => EN5,
                bcd rst => top_rst2,
200
                bcd ud => top switch,
201
202 !
                bcd_out => BCD6,
203 :
                bcd ro => EN6
204
205
                );
206 GEN BCD7: bcd counter
207
      port map (
208
                bcd_clk => top_clk,
209 :
210
                bcd roi => EN6,
                bcd rst => top rst2,
211 :
212 ;
                bcd ud => top switch,
                bcd out => BCD7,
213
214
                bcd ro => EN7
215 ;
216
                );
217 GEN BCD8: bcd counter
218 :
     port map (
219
                bcd clk => top clk,
221 !
                bcd roi => EN7,
                bcd rst => top rst2,
223
                bcd_ud => top_switch,
224 !
                bcd out => BCD8,
225 ;
                bcd ro => EN8
226
227
                );
228
229
230 ! end Behavioral;
231 ;
```

BCD Counter Module:

```
library IEEE;
23 | use IEEE.STD LOGIC 1164.ALL;
24 | use IEEE.numeric std.all;
25 use IEEE.std logic unsigned.all;
26
27 -- Uncomment the following library declaration if using
28 - arithmetic functions with Signed or Unsigned values
29 : -- use IEEE.NUMERIC STD.ALL;
30
31 : -- Uncomment the following library declaration if instantiating
32 | -- any Xilinx leaf cells in this code.
33 ! -- library UNISIM;
34 -- use UNISIM. VComponents.all;
36
   entity bcd counter is
37
                   Port (
3.8
                         bed clk: in std_logic; -- bed clock
                         bcd_roi: in std_logic; -- bcd_rollover in
39
                         bcd rst: in std logic; -- bcd reset
40
41
                         bcd ud : in std_logic; -- up-down switch
42
                         bcd out: out std logic vector (3 downto 0); -- BCD output
43
                         bcd ro : out std_logic -- bcd rollover out
44
                         );
45
    end bcd counter;
46
47
    architecture Behavioral of bcd counter is
48
    signal bcd tmp1: std logic vector(3 downto 0);
49 !
50
    signal bed rotmp: std logic;
51
52 | begin
53
54
    GEN BCD1: process (bcd clk, bcd rst, bcd roi)
55
              begin
56
               if (rising_edge (bcd clk)) then
57
                bcd rotmp <= '0'; -- reset rollover to 0
58
              end if:
59
              if (bcd rst = '1') then -- reset output to 0 if 1
60
                bcd tmp1 <= (others => '0');
61
                bcd rotmp <= '0';
62
              elsif (rising_edge (bcd_roi)) then
63
                     if (bcd ud = '1') then - count up if 1
64
                              bcd tmp1 <= bcd tmp1 + 1;
65
                              bcd rotmp <= '0'; -- reset rollover to 0
```

```
65 !
                              if (bcd_tmpl = "1001") then -- reset to 0 if 9
66
                                 bcd_tmp1 <= "0000";
67
                                 bcd rotmp <= '1'; -- send rollover pulse
68
                                 end if;
                         else if (bcd ud = '0') then --count down if 0
69
70
                              bcd tmp1 <= bcd tmp1 - 1;
71
                              bcd_rotmp <= '0';
72
                                 if (bcd_tmp1 = "0000") then -- if equal to 0 set to 9
73
                                     bcd_tmp1 <= "1001";
74
                                     bcd rotmp <= '1'; -- send rollover pulse
75
                                     end if;
76
                         end if;
77
                     end if;
78
               end if;
79
80
81
   end process;
82
    bcd_out <= bcd_tmp1;
83 | bcd_ro <= bcd_rotmp;
84 end Behavioral;
85
```

Seven Segment Module:

```
library IEEE;
23
    use IEEE.STD LOGIC 1164.ALL;
    use IEEE.std_logic_unsigned.all;
24
25
26 !
    -- Uncomment the following library declaration if using
    -- arithmetic functions with Signed or Unsigned values
27
    --use IEEE.NUMERIC STD.ALL;
28
29
    -- Uncomment the following library declaration if instantiating
31
    -- any Xilinx leaf cells in this code.
    --library UNISIM;
    --use UNISIM. VComponents.all;
33
34
    entity SevenSegDecoder is
36
        Port ( clk : in std_logic;
37
               rst
                         : in std logic;
38:
             SSD in 0 : in STD_LOGIC_VECTOR(3 downto 0);
39
              SSD in 1 : in STD LOGIC VECTOR (3 downto 0);
40
               SSD in 2 : in STD LOGIC VECTOR (3 downto 0);
               SSD in 3 : in STD LOGIC VECTOR (3 downto 0);
41
42
               SSD in 4 : in STD_LOGIC_VECTOR(3 downto 0);
43
               SSD in 5 : in STD LOGIC VECTOR (3 downto 0);
44
               SSD in 6 : in STD LOGIC VECTOR(3 downto 0);
45
               SSD in 7 : in STD_LOGIC_VECTOR(3 downto 0);
46
               EN_out : out std_logic_vector(7 downto 0);
47
                         : out std logic;
48
               SSD out 0 : out STD LOGIC VECTOR (6 downto 0)
49
50
    end SevenSegDecoder;
51
52
53
54
55
    architecture Behavioral of SevenSegDecoder is
56
57
58
    signal counter_out: std_logic_vector(2 downto 0);
59
    signal dout out: std_logic_vector(5 downto 0);
60
    signal E: std logic vector (7 downto 0);
61
62
63 :
    begin
64
65 | process(clk, rst)
```

```
67
     begin
 68
         if (rising edge (clk)) then -- need to fix the reset here
 69
              if (rst ='1') then
                  v count := (others => '0');
 71
               else
 72
               v count := v count + 1;
 73
               end if;
 74
         end if;
 75
         counter out <= v count(18 downto 16);
 76
         end process;
 77
 78
 79
     process (counter out, SSD in 0, SSD in 1)
80
     begin
81
         case counter out is
82
             when "000" => E <= "00000001";
83
                            dout out <= '1' & SSD in 0(3 downto 0) & '1';
             when "001" => E <= "00000010";
84
85
                            dout out <= '1' & SSD in 1(3 downto 0) & '1';
             when "010" => E <= "00000100";
87
                            dout out <= '1' & SSD in 2(3 downto 0) & '1';
88
             when "011" \Rightarrow E <= "00001000";
 89
                            dout out <= '1' & SSD in 3(3 downto 0) & '1';
90
             when "100" => E <= "00010000";
91
                            dout out <= '1' & SSD in 4(3 downto 0) & '1';
             when "101" => E <= "00100000";
93
                            dout out <= '1' & SSD in 5(3 downto 0) & '1';
94
             when "110" => E <= "01000000";
95
                            dout out <= '1' & SSD in 6(3 downto 0) & '1';
96
             when "111" => E <= "10000000";
97
                            dout out <= '1' & SSD in 7(3 downto 0) & '1';
             when others => E <= "11111111";
99
          end case;
100
      end process;
101
     En out <= not E;
103
104
     process(dout out) is
105
     begin
106
     if (rst = '1') then
107
         case dout out (4 downto 1) is
108
             when "0000" => SSD out 0(6 downto 0) <= "0000001";
109
             when "0001" => SSD out 0(6 downto 0) <= "0000001";
             when "0010" => SSD out 0(6 downto 0) <= "0000001";
```

```
110 !
             when "0010" => SSD out 0(6 downto 0) <= "0000001";
111
             when "0011" => SSD out 0(6 downto 0) <= "0000001";
112
             when "0100" => SSD out 0(6 downto 0) <= "0000001";
113
             when "0101" => SSD out 0(6 downto 0) <= "0000001";
             when "0110" => SSD out 0(6 downto 0) <= "0000001";
114
115
             when "0111" => SSD out 0(6 downto 0) <= "0000001";
             when "1000" => SSD out 0(6 downto 0) <= "0000001";
116
117
             when "1001" => SSD out 0(6 downto 0) <= "0000001";
             when others => SSD out 0(6 downto 0) <= "1111111";
118
119
120
         else
121
         case dout out (4 downto 1) is
122
             when "0000" => SSD out 0(6 downto 0) <= "0000001";
123
             when "0001" => SSD out 0(6 downto 0) <= "1001111";
124
             when "0010" => SSD out 0(6 downto 0) <= "0010010";
             when "0011" => SSD out 0(6 downto 0) <= "0000110";
125
             when "0100" => SSD out 0(6 downto 0) <= "1001100";
126
127
             when "0101" => SSD out 0(6 downto 0) <= "0100100";
128
             when "0110" => SSD out 0(6 downto 0) <= "0100000";
             when "0111" => SSD_out_0(6 downto 0) <= "0001111";
129
             when "1000" => SSD out 0(6 downto 0) <= "0000000";
130
131
             when "1001" => SSD out 0(6 downto 0) <= "0000100";
             when others => SSD_out_0(6 downto 0) <= "1111111";
132
133
         end case;
134
         end if;
135
136
     end process;
137
138 ! DP <= dout out (0);
139 | end Behavioral;
```


Test Bench:

```
34 🖨
         entity bcd tb is
35 ;
         -- Port ();
36 🖨
         end bcd tb;
37 :
38 🖨
         architecture Behavioral of bcd tb is
39 1
40 ⊖
         component BCD_counter
41
                       Port (
42 ;
                             bcd clk: in std logic; -- bcd clock
43
                             bcd roi: in std logic; -- Roll over in
44 !
                             bcd_rst: in std logic; -- bcd reset
45
                             bcd ud : in std logic; -- up-down switch
46
                             bcd_out: out std logic vector(3 downto 0); -- BCD output
47
                             bcd ro : out std logic -- bcd rollover out
48
                             );
49 🖨
         end component;
50
51
         constant time step: time:=10ns;
52
53 1
         --testbench list of signals
         signal bcd_clk_tb: std logic;
54 :
         signal bcd rst tb: std logic;
55
56
         signal bcd_ud_tb: std logic;
57
         signal bcd_op0_tb: std logic vector(3 downto 0);
58 !
         signal bcd opl tb: std logic vector(3 downto 0);
59
         signal bcd_op2_tb: std logic vector(3 downto 0);
60
61 3
         signal bcd_op3_tb: std logic vector(3 downto 0);
62
         signal bcd_op4_tb: std logic vector(3 downto 0);
63 ;
         signal bcd op5 tb: std logic vector(3 downto 0);
64
         signal bcd_op6_tb: std logic vector(3 downto 0);
65 ;
         signal bcd_op7_tb: std logic vector(3 downto 0);
```

```
101 ⊖
                                                       BCD2: BCD_counter
        signal bcd_ro0_tb: std logic;
68 ;
                                           102
                                                         port map (
69
        signal bcd_rol_tb: std_logic;
                                                              bcd_clk => bcd_clk_tb,
                                           103
70
        signal bcd ro2 tb: std logic;
                                            104
                                                              bcd_roi => bcd_rol_tb,
71
        signal bcd_ro3_tb: std logic;
                                            105
                                                             bcd_rst => bcd_rst_tb,
72
        signal bcd ro4 tb: std logic;
73
        signal bcd_ro5_tb: std_logic;
                                            106
                                                              bcd_ud => bcd_ud_tb,
74
        signal bcd ro6 tb: std logic;
                                            107
                                                              bcd_out => bcd_op2_tb,
75
                                            108 :
                                                              bcd ro => bcd ro2 tb
76
        signal bcd_EO_tb: std_logic;
                                            109
                                                               );
77
                                             110
78
                                            111 🖨
                                                       BCD3: BCD counter
79
        begin
                                            112
                                                         port map (
80
                                            113
                                                              bcd_clk => bcd_clk_tb,
81 🖨
        BCD0: BCD counter
                                            114
                                                              bcd roi => bcd ro2 tb,
82 ;
          port map (
                                            115
                                                              bcd rst => bcd rst tb,
83
              bcd_clk => bcd_clk_tb,
                                            116
                                                              bcd_ud => bcd_ud_tb,
84
               bcd_roi => bcd_clk_tb,
                                            117
85
                                                              bcd_out => bcd_op3_tb,
               bcd rst => bcd rst tb,
86
               bcd_ud => bcd_ud_tb,
                                            118
                                                              bcd_ro => bcd_ro3_tb
87
               bcd_out => bcd_op0_tb,
                                            119
88
               bcd ro => bcd ro0 tb
                                            120
89 🖨
                                            121 🖨
                                                       BCD4: BCD counter
90
                                             122
                                                         port map (
91 🗇
        BCD1: BCD_counter
                                             123
                                                              bcd clk => bcd clk tb,
           port map (
92
                                            124
                                                              bcd roi => bcd ro3 tb,
93
               bcd_clk => bcd_clk_tb,
                                            125
                                                              bcd_rst => bcd_rst_tb,
94
              bcd_roi => bcd_ro0_tb,
                                                              bcd_ud => bcd_ud_tb,
                                            126
95
              bcd_rst => bcd_rst_tb,
                                             127
                                                              bcd out => bcd op4 tb,
96
              bcd ud => bcd ud tb,
                                            128
                                                              bcd ro => bcd ro4 tb
97
              bcd_out => bcd_opl_tb,
                                             129 🖨
98
               bcd_ro => bcd_rol_tb
                                                              );
                                             130
131 ⊖
           BCD5: BCD counter
              port map (
133
                   bcd clk => bcd clk tb,
134
                   bcd roi => bcd ro4 tb,
135
                  bcd rst => bcd rst tb,
136
                   bcd ud => bcd ud tb,
137
                   bcd_out => bcd_op5_tb,
138 :
                   bcd_ro => bcd_ro5_tb
139 🖨
                   );
140 !
141 🖯
           BCD6: BCD counter
142
               port map (
143
                   bcd clk => bcd clk tb,
144
                   bcd_roi => bcd_ro5_tb,
145 ;
                   bcd_rst => bcd_rst_tb,
146
                   bcd ud => bcd ud tb,
147 !
                   bcd out => bcd op6 tb,
148
                   bcd ro => bcd ro6 tb
149 🖨
                  );
150 :
151 🖨
           BCD7: BCD_counter
152 ;
             port map (
153
                   bcd clk => bcd clk tb,
154 !
                   bcd_roi => bcd_ro6_tb,
155
                  bcd_rst => bcd_rst_tb,
156
                   bcd ud => bcd ud tb,
157
                   bcd out => bcd op7 tb
158
                   );
```

```
161 🗇
         clk gen: process
162
                begin
     0
163
                bcd_clk_tb <= '1';
     00
164
               wait for lns;
              bcd_clk_tb <= '0';
165
166 0
              wait for lns;
167
168
169 🖨
              end process;
170
171
172
173 ⊖
         TST_CASE_1: process
174
                   begin
175
                    --test case 1: testing the upcounter moving from the right starting point
176 0
                    bcd_rst_tb <= '1';
177
     0
                    bcd_ud_tb <= '0';
178
     0
                    wait for time_step;
      0
179
                   bcd_rst_tb <= '0';
     0
                    bcd_ud_tb <= '1';
180 ;
      0
181
                  wait for 1000ns;
     0
182
                   bcd_rst_tb <= '0';
183
      0
                   bcd_ud_tb <= '0';
184
                   wait for 500ns;
185
186
187
     0
188
                   wait;
189
190 🖨
                   end process;
191
```





Analysis:

The BCD counters for this lab each independently keep track of their own number, but are influenced by a pulse that leads into it. The least significant BCD counter is influenced by a divided down system clock (which in this lab is about a 4 Hz clock). That BCD counter has a rollover output which is connected into the pulse input for the second least significant BCD counter, and this model "waterfalls" through all eight BCD counters.

When a BCD counter is set to count up, is currently at 9, and receives an increment pulse, it is set to 0 and outputs a rollover pulse. Similarly, when a BCD counter is set to count down, is currently at 0, and receives a decrement pulse, it is set to 9 and outputs a rollover pulse. In this fashion, the total design effectively creates a base-10 BCD waterfall up-down counter, in a very similar fashion to a base-2 waterfall up-down counter.

The numbers of each BCD are then decoded and displayed onto a 7-segment display, which are each connected to a proper multiplexer and 100 MHz system clock to cycle through each display as usual. As the waveform above shows, the logic shown above successfully works.

Conclusion:

In this lab, we were successfully able to create a bcd counter that used all eight 7-segment

displays which continuously counted up till 9999999. The main problem was creating the carry over from each 7-segment and the top module where we needed to create a delay counter. With help from older verilog code, we were able to solve these problems with ease. The 7-segment module was only edited slightly to view each 7-segment as its own individual digit. The BCD converter was changed significantly to account for counting up and counting down. With thorough testing on both the board and simulation, we were able to have the counter go up or down at a readable pace with each number changing how it is supposed to. This lab allowed us to further understand time delays in VHDL as well as carry overs between bits.