Lab 1: Using the Vivado

Alana Ordonez

UIN: 428008825

ECEN 449 506

September 23, 2022

I. Introduction

This lab exercise is for familiarizing ourselves with Xilinx FPGA design flow using Vivado. From creating our first project to writing modules for associations between buttons, LEDs, and switches, we grew accustomed to setting up and running our code. This exercise sets the foundational process for how we start future projects and lab exercises.

II. Procedure

After launching Vivado, creating a subdirectory for this week's lab, and selecting the hardware, a file "switch.v" was created to allow switches to turn their corresponding LED on. A file of design constraints, "switch.xdc," was created to connect the components (buttons, switches, LEDs, clock, and reset) on the FPGA to the code. After testing that "switch.v" behaved correctly, "4bit-counter.v" was created so that BTN0 increments the count and BTN1 decrements the count, then assigning the LEDS to the counts so that they would turn on per count. This was made using another module called "divider," which is a clock divider to slow down the clock. The count, used as a register, is assigned to the LEDs so the count can correspond to a light.

III. Results

When "switch.v" is run, switches 0 through 3 turn on their corresponding LEDs when toggled. When "4bit-counter.v" is programmed, the LEDs initially count from 0 to 3 then switch direction when BTN1 is pressed, allowing the direction to be shifted depending on which button is pressed. If neither is pressed, the light does not move to another LED. When "jackpot.v" is run, the LEDs count upward from 0 to 3. If a switch is toggled when its corresponding LED is on, then all four LEDs light up, signifying a Jackpot win. If the reset button is pressed, it brings the count back to LED 0 and begins the count again.

When creating these modules, I was having trouble getting Vivado started because it was slowing down the entire computer in Zach (since I cannot run Vivado on my personal laptop). To circumvent this, I had to manually enter new aspects of the module every time I ran the program, meaning that the best chance to finish the lab was to complete it all in one session so I do not lose everything.

IV. Conclusion

This lab really helped in acclimating us to synthesizing and implementing our own modules in Vivado. It aided in understanding exactly how to call the components on the Zybo, as well as mentally work through how to make them behave as desired.

V. Questions

(a) How are the user push-buttons wired on the ZYBO Z7-10 board (i.e. what pins on the FPGA do each of them correspond to and are the signals pulled up or down)? You will have to consult the Master XDC file for this information.

BTN0 is connected to K18, BTN1 is connected to P16, and BTN2 is connected to K19, and they have a pull-down resistor.

(b) What is the purpose of an edge detection circuit and how should it have been used in this lab?

An edge detection circuit specifies exactly when, in relation to the signal, we want an event to occur. In this lab, setting the LEDs to change with every positive edge of the clock is using edge detection.

VI. Appendix

switch.v

```
lab-1 - [/home/ugrads/a/alordonez1/lab-1/lab-1.xpr] - Vivado 2015.2
/home/ugrads/a/alordonez1/lab-1/lab-1.srcs/sources_1/new/switch.v
  1 timescale lns / lps
LO I
   3// Company:
   4// Engineer:
$ 5//
6// Create Date: 09/16/2022 10:32:59 AM
7// Design Name:
8// Module Name: switch
  9// Project Name:
  10// Target Devices:
// 11// Tool Versions:
12// Description:
  13//
14// Dependencies:
  15//
  16// Revision:
  17// Revision 0.01 - File Created
  18// Additional Comments:
  21
  22
  23 module switch(
       input [3:0] SWITCHES,
  24
  25
       output [3:0] LEDS
  26
  27
  28
       assign LEDS[3:0] = SWITCHES[3:0];
  29 endmodule
  30
```

lab-1 - [/home/ugrads/a/alordonez1/lab-1/lab-1.xpr] - Vivado 2015.2

```
@ jackpot.v × @ 4bit-counter.v ×
/home/ugrads/a/alordonez1/lab-1/lab-1.srcs/sources_1/new/4bit-counter.v
    M)
UII
    6// Create Date: 09/16/2022 10:50:30 AM
7// Design Name:
8// Module Name: 4bit_counter
à
×
    9// Project Name:
   10// Target Devices:
11// Tool Versions:
//
   12/
/ Description:
æ.
        / Dependencies:
   15/
Ç
   16// Revision:
   17// Revision 0.01 - File Created
18// Additional Comments:
8
    22// 4-BIT COUNTER
23 module counter(
   24
25
26
          output [3:0] LEDS,
           input CLOCK,
   27
28
          input reset,
input [1:0] BUTTONS
   29
30
    31
          reg [3:0] count;
   32
34
35
36
37
38
39
          wire div;
          clock_divider new_clock(div, CLOCK, reset); // use clock divider below
          always@(posedge div) begin
if (reset == 1'bl)
                   begin
                       count <= 4'b0;
                   end
   40
41
42
43
44
45
46
47
48
49
               else
                   begin
                       if (BUTTONS[0]) // button 0 - count up
                       count <= count + 1;
if (BUTTONS[1]) // button 1 - count down
count <= count - 1;
                   end
          end
           assign LEDS[3:0] = count[3:0];
    50
    51 endmodule
   52
53// CLOCK DIVIDER
    54 module clock_divider(
    55
          output reg div,
   56
   57
58
           input CLOCK,
          input reset
   60
61
          parameter n = 31; // accounts for 32 bits
   62
63
64
65
66
           reg [n:0] counter;
          always@(posedge CLOCK) begin
if (counter == 25000000)
                   begin
    67
                        div <= 1;
   68
                        counter <= 0;
   69
                   end
               else // if not at limit, keep clock at 0
   70
71
                   begin
   72
73
74
                        div <= 0;
                        counter <= counter + 1:
    75 end
76 endmodule
```

lab-1 - [/home/ugrads/a/alordonez1/lab-1/lab-1.xpr] - Vivado 2015.2

```
/home/ugrads/a/alordonez1/lab-1/lab-1.srcs/sources_1/new/jackpot.v
    1 timescale lns / lps
    3// Company:
    4// Engineer:
$ 5//
6// Create Date: 09/16/2022 11:13:43 AM
    7// Design Name:
i i
   8// Module Name: jackpot
×
   9// Project Name:
   10// Target Devices:
//
   11 // Tool Versions:
   12// Description:
   13//
Œ.
   14// Dependencies:
   15//
   16// Revision:
   17// Revision 0.01 - File Created
87
   18// Additional Comments:
   19//
   21
   22
23 module jackpot(
24 input CLOCK
        input CLOCK,
        input reset,
input [3:0] SWITCHES,
   25
26
27
28
29
        output reg [3:0] LEDS
   30
31
         reg win;
         reg [3:0] prevSwitches;
   32
   33
34
        clock_divider new_clock(div, CLOCK, reset);
   35
36
        always@(posedge div)
           begin
   37
               prevSvitches <= SWITCHES;
   38
                if (reset) begin
   40
                   win \leq 0;
   41
                   LEDS <= 1;
   42
43
44
                // check winning condition
   45
                else if ( win | (SWITCHES == LEDS && SWITCHES != 0 && prevSwitches == 0) ) begin
   46
                   win \leq 1;
   47
48
                end
   49
                if (win) LEDS <= 15;
   50
                else if (LEDS == 0) LEDS <= 1;
   51
52
53
                else LEDS <= LEDS * 2;
           end
   54
   55 endmodule
   56
```

lab-1 - [/home/ugrads/a/alordonez1/lab-1/lab-1.xpr] - Vivado 2015.2

```
    jackpot, v x → 4bit-counter.v x → switch.v x → switch.xdc x

/home/ugrads/a/alordonezl/alordonezl/Desktop/switch.xdc
    1 # SWITCHES
LO
   3 set_property PACKAGE_PIN G15 [ get_ports {SWITCHES[0]} ]
(31
    4 set_property IOSTANDARD LVCMOS33 [ get_ports {SWITCHES[0]} ]
4
   6 set property PACKAGE PIN P15 [ get ports {SNITCHES[1]}]
7 set_property IOSTANDARD LVCMOS33 [ get_ports {SWITCHES[1]}]
8
    9 set_property PACKAGE_PIN W13 [ get_ports {SWITCHES(2)}]
   10 set_property IOSTANDARD LVCMOS33 [ get_ports {SWITCHES[2]}]
   11
   12 set property PACKAGE PIN T16 [ get ports {SWITCHES[3]}]
   13 set_property IOSTANDARD LVCMOS33 [ get_ports {SWITCHES[3]}]
Ð
   14
   15# LEDs
   16
   17 set_property PACKAGE_PIN M14 [ get_ports {LEDS[0]} ]
   18 set property IOSTANDARD LVCMOS33 [ get ports {LEDS[0]} ]
    20 set_property PACKAGE_PIN M15 [ get_ports {LEDS[1]} ]
   21 set_property IOSTANDARD LVCMOS33 [ get_ports {LEDS[1]} ]
   23 set_property PACKAGE_PIN G14 [ get_ports {LEDS[2]} ]
    24 set_property IOSTANDARD LVCMOS33 [ get_ports {LEDS[2]} ]
   26 set_property PACKAGE_PIN D18 [ get_ports {LEDS[3]} ]
   27 set_property IOSTANDARD LVCMOS33 [ get_ports {LEDS[3]} ]
    28
   29 # BUTTONS
   30
    31 set_property PACKAGE_PIN K18 [ get_ports {BUTTONS[0]} ]
    32 set property IOSTANDARD LVCMOS33 [ get ports {BUTTONS[0]} ]
   34 set property PACKAGE PIN P16 [ get ports {BUTTONS[1]} ]
    35 set_property IOSTANDARD LVCMOS33 [ get_ports {BUTTONS[1]} ]
    36
   37 # CLOCK
    38
    39 set_property PACKAGE_PIN K17 [ get_ports CLOCK ]
    40 set property IOSTANDARD LVCMOS33 [ get ports CLOCK ]
    41
    42# RESET
    43
    44 set property PACKAGE PIN K19 [ get ports {reset} ]
    45 set_property IOSTANDARD LVCMOS33 [ get_ports {reset} ]
    47
```