

Sum of Absolute Differences (SAD)

SAD algorithm


Inputs: A, B, 256 8-bit elements ; go (bit) ; Outputs: sad (32 bits)

- 1, Wait for 'go'
- 2, Initialize 'sum' and 'index' to zero
- 3, Check if 'done' ($i \geq 256$)
- 4, Add difference to 'sum', increment 'index'
- 5, If done, write to output, 'sad-reg'.

Inputs: A, B [256] (8 bits), go (bit)

Outputs: sad (32 bits)


Local storage: sum, sad-reg (32 bits) ; i (9 bits)




HLsm with memory (SAD HLsm)

* Create datapath + controller

Assume memories store A and B



Assume synchronous read port



Exercise 1

Inputs: byte $a[256]$,
byte b , bit go
Outputs: byte $freq$,
bit $done$

