
FSM to defed 0011, output T=1



Verilog example

RTL Design


RTL design is a design abstraction that models a synchronous digital circuit in terms of the flow of data between hordwork registers and the logical operations performed on them.

HLSMs help us describe behaviors that are too complex for FSMs. Extend FSMs with

- Multi-bit inputs/outputs
- Local storage
- Anthonetic operations

HLSM Conventions:

- Single bit: 'O' (single quotes)
- Integer: O (no quotes)
- Multi-bit: "0000" (double quotes)
- = = for equal; := for assignment
- // for comments
- Multi-bit entputs must be registered through local storage.



Treadmill speed Controller

A system to control the speed of the conveyor belt on a treadmill - Speed is a 4-bit value that is confolled by two buttons . Up button increases speed by one · Down britton decreases speed by one . If both are pushed, no change in speed - Speed must initialize to zero upon startup 1, Capture HLSM Inputs: up (bit), down (bit) Outputs: speed (4 bits reg). (up +down) MP up *down' init wait inor up' + down' Speed:=0 speed := speed +1 up *down up redoun' UP * down dec 2) Controller + DP Speed: = Speed - 1 4) Controller FSM 3, DP (u Dd) u * d' init wait incr speed_dir reg_ld=1 reg-clr=1 u'*d' reg-dr=0 reg-clv Spend dis = 0 id 4 bit regild-= (u*d)+(u'*d') dec reg_1d=1 1 speed reg-clr = 0 Speed-dir=1

Sample Exam question!



