
ECE569 Module 23



• Tiling for Matrix Multiplication

1


Outline of Tiling Technique

- Identify a tile of global memory contents that are accessed by multiple threads
- Load the tile from global memory into on-chip memory
- Use barrier synchronization to make sure that all threads are ready to start the phase
- Have the multiple threads to access their data from the on-chip memory
- Use barrier synchronization to make sure that all threads have completed the current phase
- Move on to the next tile

Matrix Multiplication


Data access pattern

- Each thread a row of M and a column of N
- Each thread block a strip of M and a strip of N



Tiled Matrix-Multiplication

- Divide the M and N matrices into smaller tiles.
 - Breaks up the execution of each thread into phases focusing on one tile of M and one tile of N
 - Threads collaboratively load subsets of the M and N elements into the shared memory
 - The tile is of BLOCK_SIZE elements in each dimension
 - Threads use the elements in their dot product calculation.
- Size of the shared memory limited
 - Do not exceed the capacity
 - Choose tile size carefully




A Toy Example: Thread to P[4x4] Data Mapping

$N_{0,0}$	N _{0,1}	$N_{0,2}$	$N_{0,3}$
N _{1,0}	N _{1,1}	N _{1,2}	N _{1,3}
$N_{2,0}$	$N_{2,1}$	$N_{2,2}$	$N_{2,3}$
$N_{3,0}$	$N_{3,1}$	$N_{3,2}$	$N_{3,3}$

$P_{0,0}$	P _{0,1}	$P_{0,2}$	P _{0,3}
P _{1,0}	P _{1,1}	P _{1,2}	P _{1,3}
P _{2,0}	P _{2,1}	P _{2,2}	P _{2,3}
P _{3,0}	P _{3,1}	P _{3,2}	P _{3,3}

$M_{0,0}$	$M_{0,1}$	M _{0,2}	$M_{0,3}$
$M_{1,0}$	M _{1,1}	$M_{1,2}$	$M_{1,3}$
$M_{2,0}$	$M_{2,1}$	$M_{2,2}$	$M_{2,3}$
$M_{3,0}$	$M_{3,1}$	$M_{3,2}$	$M_{3,3}$




Block(1,1)

Block(1,0)


Grid(2,2), Block(2,2)

Phase 0 Load for Block (0,0)




- All threads in a block participate
- Each thread loads one M element and one N element in tiled code
 - four threads of block0,0 collaboratively load a tile of M and N into shared memory

Phase 0 Load for Block (0,0)




- All threads in a block participate
- Each thread loads one M element and one N element in tiled code
 - four threads of block0,0 collaboratively load a tile of M and N into shared memory

Phase 0 Use for Block (0,0) (iteration 0)




- After tiles of M and N are in the shared memory, these elements are used in the calculation of the dot product
 - Two iterations
- Note that each value in the shared memory is used twice.
 - · Reduces global memory access by half

Phase 0 Use for Block (0,0) (iteration 1)





Partial accumulated dot product is a private value generated for each thread


Phase 1 Load for Block (0,0)




Phase 1 Use for Block (0,0) (iteration 0)









Phase 1 Use for Block (0,0) (iteration 1)







Execution Phases of Toy Example

	Phase 0			Phase 1					
thread _{0,0}	$M_{0,0}$ \downarrow $Mds_{0,0}$	$egin{array}{c} \mathbf{N_{0,0}} \\ \downarrow \\ \mathrm{Nds_{0,0}} \end{array}$	$PValue_{0,0} += Mds_{0,0} *Nds_{0,0} + Mds_{0,1} *Nds_{1,0} + Mds_{0,1} *Nds_{1,0}$	$\mathbf{M_{0,2}}$ \downarrow $\mathbf{Mds_{0,0}}$	$egin{array}{c} \mathbf{N_{2,0}} \\ \downarrow \\ \mathrm{Nds_{0,0}} \end{array}$	$PValue_{0,0} += \\ Mds_{0,0}*Nds_{0,0} + \\ Mds_{0,1}*Nds_{1,0}$			
thread _{0,1}	$M_{0,1}$ \downarrow $Mds_{0,1}$	$N_{0,1}$ \downarrow $Nds_{1,0}$	$PValue_{0,1} += \frac{Mds_{0,0}}{Mds_{0,1}} + Mds_{0,1} + Mds_{1,1}$	$\mathbf{M_{0,3}}$ \downarrow $\mathbf{Mds_{0,1}}$	$N_{2,1}$ \downarrow $Nds_{0,1}$	$PValue_{0,1} += \\ Mds_{0,0}*Nds_{0,1} + \\ Mds_{0,1}*Nds_{1,1}$	N_0	, ₀ N _{0,1}	
thread _{1,0}	$M_{1,0}$ \downarrow $Mds_{1,0}$	$\begin{matrix} \mathbf{N_{1,0}} \\ \downarrow \\ \mathbf{Nds_{1,0}} \end{matrix}$	$PValue_{1,0} += \frac{Mds_{1,0}}{Mds_{1,0}} + Mds_{1,1} + Mds_{1,0}$	$\mathbf{M}_{1,2}$ \downarrow $\mathbf{M}ds_{1,0}$	$N_{3,0}$ \downarrow $Nds_{1,0}$	$PValue_{1,0} += Mds_{1,0}*Nds_{0,0} + Mds_{1,1}*Nds_{1,0}$	N_1	,0 11,1	
thread _{1,1}	$M_{1,1}$ \downarrow $Mds_{1,1}$	$\begin{matrix} \mathbf{N_{1,1}} \\ \downarrow \\ \mathbf{Nds_{1,1}} \end{matrix}$	$PValue_{1,1} += \frac{Mds_{1,0}}{Mds_{1,0}} Nds_{0,1} + Mds_{1,1} Nds_{1,1}$	$\mathbf{M}_{1,3}$ \downarrow $\mathbf{M}_{1,1}$	$N_{3,1}$ \downarrow $Nds_{1,1}$	$PValue_{1,1} += \\ Mds_{1,0}*Nds_{0,1} + \\ Mds_{1,1}*Nds_{1,1}$	N_2 N_3		
			time			+		1	
Mds/N			memory as	rray	M	M _{0.0} M _{0.1} M _{0.2} M _{0.2}	3 P ₀	Pox	

for the M/N elements.

Shared memory allows each value to be accessed by multiple threads

	Ι	Ι	Ι	1 1		-		Γ
$M_{0.0}$	$M_{0.1}$	$M_{0.2}$	$M_{0.3}$		Po	Pox		
M _{1,0}	M _{1,1}	M _{1,2}	M _{1,3}		Pho	P _{1,1}	I I	

Memory Bandwidth Utilization

What is the throughput achieved when tile size is set to 16x16 for a square matrix multiplication assuming that memory GPU device delivers 720GB/sec memory bandwidth and peak throughput of 9300GFlops?

Hint: You need to consider number of global memory accesses required in each phase and number of floating point operations are executed per tile.

- □360 GFLOPS
- □720GFLOPS
- **□ 1440 GFLOPS**
- **□**2880 GFLOPS

Next

CUDA implementation of Tiling