


IDT Two Port RAM & Podule ID logic





A) When Computer is switched on, Raspberry pi is pulling /RESET line to GND until IDT Memory address 0 is filled with Podule ID byte.
Then, /RESET line is released by RPI, allowing ARM side to boot and Podule identification process id done.


B) After completion, /RESET line on the RPI side is set as input, if a LOW level is detected, it means that ARM /RESET line is activated. Then, RPI sides set /RESET line as output and control the /RESET procedure (see topic A)


On Raspberry Pi side, level converter are controlled by the R\_OE signal available on GPIO Port (pin 13)

On Raspberry Pi side, IDT output enable is controlled by the /R\_CE signal available on GPIO Port (pin 5)









	Sheet: / File: A410_Bridge_4Mb.kicad_sch			
	Title: Acorn Are	himedes Double port RAM poo	lule for RPI	Author: Alain.Lowet⊜gmail.com
	Size: A3	Date: 25/09/2023		Rev: 1.1
	KiCad E.D.A. kid	ad (6.0.8-1)-1		ld: 1/1
		7		- 8