

CS 223 Digital Design Section:2 Laboratory Assignment 5

Alp Eren

Köken

22202876





4)

module trafficLights(input clk,reset,Ta, Tb,output La1, La2, Lb1, Lb2);

logic divided_clk;

wire S2,S1,S0,newS2,newS1,newS0;

clock_divider c(clk,divided_clk);

dFlipFlop d1(divided_clk,reset,newS2,S2);

dFlipFlop d2(divided_clk,reset,newS1,S1);

```
dFlipFlop d3(divided_clk,reset,newS0,S0);
assign newS2 = (S2\&S1)|(S2\&S0)|(S0\&S1\&S2);
assign newS1 = S1^S0;
assign newS0 = (S1\&S0)|(Ta\&S0\&S1\&S2)|(Tb\&S0\&\simS1\&S2);
assign La1 = (S0\&S1\&S2);
assign La2 = (S0&(S2^S1));
assign Lb1 = (S0\&S1\&S2);
assign Lb2 = (S0&(S1^S2));
endmodule
module clock_divider(
  input logic clk,
  output logic newClk
  );
  logic [26:0] count;
  always_ff @(posedge clk)begin
  if (count<100000000 - 1)
    count \le count + 1;
  else begin
    newClk <= ~ newClk;</pre>
    count \le 0;
    end
  end
endmodule
```

```
module dFlipFlop(
  input logic clk,
  input logic reset,
  input logic D,
  output logic Q
  );
always_ff @(posedge clk)
if(reset) Q \le 0;
else Q <= D;
endmodule
Testbench:
module trafficLights_tb;
 reg clk,reset,Ta,Tb;
 wire La1, La2, Lb1, Lb2;
 trafficLights dut(clk,reset,Ta,Tb,La1,La2,Lb1,Lb2);
 initial clk = 0;
 always #5 clk = \sim clk;
 initial begin
  reset = 1;
  Ta = 0;
  Tb = 0;
  #20 \text{ reset} = 0;
  #50 Ta = 1;
```

```
#50 Ta = 0;

#50 Tb = 1;

#50 Tb = 0;

#200;

end

endmodule

5)
```

In terms of recursion, we are gonna use n-1 bit gray code to generate n bit gray code. If we shift n-1 bit gray codes 1 bit to right and add appropriate bit to missing MSB, we will be done. Normally, we put 0 to MSB and get first half of the n bit gray codes. Then, we put 1 to MSB, but this time we must use (n-1)-bit gray codes in the reverse order.

To make these process shorter we can XOR the binary code value with its 1 bit right-shifted version. This converts the binary counter value into an equivalent Gray Code.

```
6)
```

```
module grayCode4(input clk, reset, en, load,input logic [3:0] pLoad,output logic [3:0] result);
logic [3:0] code;
always_ff @(posedge clk or posedge reset) begin
if (reset)
    code<=4'b0000;
else if (load && en)
    code<=pLoad;
else if (en)
    code<=code+1;
end
assign result = code^(code >> 1);
```

endmodule

Testbench:

module grayCode4_tb;

```
reg clk,reset,en,load;
logic [3:0] pLoad;
logic [3:0] result;
grayCode4 dut (clk,reset,en,load,pLoad,result);
initial clk = 0;
always #5 clk = \sim clk;
initial begin
  reset = 1;
  en = 0;
  load = 0;
  pLoad = 4'b0000;
  #10 \text{ reset} = 0;
  #10 load = 1; pLoad = 4'b1010;
  #10 load = 0;
  #10 en = 1;
  #40 en = 0;
  #10 load = 1; pLoad = 4'b1100;
  #10 load = 0;
  #10 en = 1;
  #40 en = 0;
  #10 \text{ reset} = 1;
  #10 \text{ reset} = 0;
```

```
#20;
  end
endmodule
7)
module grayCode8(input clk, reset, en, load,input logic [7:0] pLoad,output logic [7:0] result);
  logic [7:0] code;
  always_ff @(posedge clk or posedge reset) begin
    if (reset)
       code<=8'b00000000;
    else if (load && en)
       code<=pLoad;
    else if (en)
       code<=code+1;
  End
  assign result = code^(code >> 1);
endmodule
TestBench:
module grayCode8_tb;
  reg clk, reset, en, load;
  logic [7:0] pLoad;
  logic [7:0] result;
  grayCode8 dut (clk, reset, en, load, pLoad, result);
```

```
initial clk = 0;
always #5 clk = \sim clk;
initial begin
  reset = 1;
  en = 0;
  load = 0;
  pLoad = 8'b00000000;
  #10 \text{ reset} = 0;
  #10 load = 1; pLoad = 8'b10101010;
  #10 load = 0;
  #10 en = 1;
  #80 en = 0;
  #10 load = 1; pLoad = 8'b11001100;
  #10 load = 0;
  #10 en = 1;
  #80 en = 0;
  #10 \text{ reset} = 1;
  #10 \text{ reset} = 0;
  #20;
end
```

endmodule