U2A
H9HCNNN8KUMLHR_NME_DRAFT

LPDDR4_DQ0_A	B2	DQ0_A	
LPDDR4_DQ15_A	B9	DQ15_A	
LPDDR4_DQ1_A	C2	DQ1_A	
LPDDR4_DQ6_A	C4	DQ6_A	
LPDDR4_DM1_A	C10	DMI1_A	
LPDDR4_DQSOP_A	D3	DQSOP_A	
LPDDR4_DQ2_A	E2	DQ2_A	
LPDDR4_DQ5_A	E4	DQ5_A	
LPDDR4_DQS1N_A	E10	DQS1N_A	
LPDDR4_DQ3_A	F2	DQ3_A	
LPDDR4_DQ12_A	F9	DQ12_A	
LPDDR4_ODT0_CA_A	G2	ODT0_CA_A	
LPDDR4_CS0N_A	H4	CS0N_A	
LPDDR4_A3_A	H10	A3_A	
LPDDR4_A1_A	J2	A1_A	
LPDDR4_CLKP_A	J8	CLKP_A	
LPDDR4_A5_A	J11	A5_A	
DQ7_A	B4	LPDDR4_DQ7_A	
DQ8_A	B11	LPDDR4_DQ8_A	
DMI0_A	C3	LPDDR4_DM0_A	
DQ14_A	C9	LPDDR4_DQ14_A	
DQ9_A	C11	LPDDR4_DQ9_A	
DQS1P_A	D10	LPDDR4_DQS1P_A	
DQSON_A	E3	LPDDR4_DQSON_A	
DQ13_A	E9	LPDDR4_DQ13_A	
DQ10_A	E11	LPDDR4_DQ10_A	
DQ4_A	F4	LPDDR4_DQ4_A	
DQ11_A	F11	LPDDR4_DQ11_A	
A0_A	H2	LPDDR4_A0_A	
A2_A	H9	LPDDR4_A2_A	
A4_A	H11	LPDDR4_A4_A	
CKE0_A	J4	LPDDR4_CKE0_A	
CLKN_A	J9	LPDDR4_CLKN_A	

U2B
H9HCNNN8KUMLHR_NME_DRAFT


LPDDR4_A1_B	P2	A1_B	
LPDDR4_CLKP_B	P8	CLKP_B	
LPDDR4_A5_B	P11	A5_B	
LPDDR4_CS0N_B	R4	CS0N_B	
LPDDR4_A3_B	R10	A3_B	
LPDDR4_ODT0_CA_B	T2	ODT0_CA_B	
LPDDR4_DQ4_B	U4	DQ4_B	
LPDDR4_DQ11_B	U11	DQ11_B	
LPDDR4_DQSON_B	V3	DQSON_B	
LPDDR4_DQ13_B	V9	DQ13_B	
LPDDR4_DQ10_B	V11	DQ10_B	
LPDDR4_DQS1P_B	W10	DQS1P_B	
LPDDR4_DM0_B	Y3	DMI0_B	
LPDDR4_DQ14_B	Y9	DQ14_B	
LPDDR4_DQ9_B	Y11	DQ9_B	
LPDDR4_DQ7_B	AA4	DQ7_B	
LPDDR4_DQ8_B	AA11	DQ8_B	
CKE0_B	P4	LPDDR4_CKE0_B	
CLKN_B	P9	LPDDR4_CLKN_B	
A0_B	R2	LPDDR4_A0_B	
A2_B	R9	LPDDR4_A2_B	
A4_B	R11	LPDDR4_A4_B	
DQ3_B	U2	LPDDR4_DQ3_B	
DQ12_B	U9	LPDDR4_DQ12_B	
DQ2_B	V2	LPDDR4_DQ2_B	
DQ5_B	V4	LPDDR4_DQ5_B	
DQS1N_B	V10	LPDDR4_DQS1N_B	
DQSOP_B	W3	LPDDR4_DQSOP_B	
DQ1_B	Y2	LPDDR4_DQ1_B	
DQ6_B	Y4	LPDDR4_DQ6_B	
DMI1_B	Y10	LPDDR4_DM1_B	
DQ0_B	AA2	LPDDR4_DQ0_B	
DQ15_B	AA9	LPDDR4_DQ15_B	

U2C
H9HCNNN8KUMLHR_NME_DRAFT

+1V1_LPDDR4	A4	VDD2
+1V1_LPDDR4	B3	VDDQ
+1V1_LPDDR4	B8	VDDQ
+1V1_LPDDR4	D1	VDDQ
+1V1_LPDDR4	D8	VDDQ
+1V8_LPDDR4	F1	VDD1
+1V1_LPDDR4	F5	VDD2
+1V1_LPDDR4	F10	VDDQ
+1V8_LPDDR4	G4	VDD1
+1V1_LPDDR4	H1	VDD2
+1V1_LPDDR4	H8	VDD2
+1V1_LPDDR4	K1	VDD2
+1V1_LPDDR4	K10	VDD2
+1V1_LPDDR4	N1	VDD2
+1V1_LPDDR4	N10	VDD2
+1V1_LPDDR4	R1	VDD2
+1V1_LPDDR4	R8	VDD2
+1V8_LPDDR4	T4	VDD1
+1V8_LPDDR4	U1	VDD1
+1V1_LPDDR4	U5	VDD2
+1V1_LPDDR4	U10	VDDQ
+1V1_LPDDR4	W1	VDDQ
+1V1_LPDDR4	W8	VDDQ
+1V1_LPDDR4	AA3	VDDQ
+1V1_LPDDR4	AA8	VDDQ
+1V1_LPDDR4	AB4	VDD2
VDD2	A9	+1V1_LPDDR4
VDDQ	B5	+1V1_LPDDR4
VDDQ	B10	+1V1_LPDDR4
VDDQ	D5	+1V1_LPDDR4
VDDQ	D12	+1V1_LPDDR4
VDDQ	F3	+1V1_LPDDR4
VDD2	F8	+1V1_LPDDR4
VDD1	F12	+1V8_LPDDR4
VDD1	G9	+1V8_LPDDR4
VDD2	H5	+1V1_LPDDR4
VDD2	H12	+1V1_LPDDR4
VDD2	K3	+1V1_LPDDR4
VDD2	K12	+1V1_LPDDR4
VDD2	N3	+1V1_LPDDR4
VDD2	N12	+1V1_LPDDR4
VDD2	R5	+1V1_LPDDR4
VDD2	R12	+1V1_LPDDR4
VDD1	T9	+1V8_LPDDR4
VDDQ	U3	+1V1_LPDDR4
VDD2	U8	+1V1_LPDDR4
VDD1	U12	+1V8_LPDDR4
VDDQ	W5	+1V1_LPDDR4
VDDQ	W12	+1V1_LPDDR4
VDDQ	AA5	+1V1_LPDDR4
VDDQ	AA10	+1V1_LPDDR4
VDD2	AB9	+1V1_LPDDR4

U2D
H9HCNNN8KUMLHR_NME_DRAFT

	A1	DNU
GND	A3	VSS
	A8	NC
	A11	DNU
	B1	DNU
GND	C1	VSS
GND	C8	VSS
GND	D2	VSS
GND	D9	VSS
GND	E1	VSS
GND	E8	VSS
GND	G1	VSS
GND	G5	VSS
GND	G10	VSS
GND	G12	VSS
GND	J1	VSS
	J5	NC
GND	J12	VSS
GND	K4	VSS
	K8	NC
GND	K11	VSS
GND	N4	VSS
	N8	NC
GND	N11	VSS
GND	P3	VSS
GND	P10	VSS
	R3	NC
GND	T3	VSS
GND	T8	VSS
LPDDR4_RESETN	T11	RESETN
GND	V1	VSS
GND	V8	VSS
GND	W2	VSS
GND	W9	VSS
GND	Y1	VSS
GND	Y8	VSS
	AA1	DNU
	AB1	DNU
GND	AB3	VSS
GND	AB8	VSS
	AB11	DNU
DNU	A2	
ZQ0	A5	LPDDR4_ZQ_240R
VSS	A10	GND
DNU	A12	
DNU	B12	
VSS	C5	GND
VSS	C12	GND
VSS	D4	GND
VSS	D11	GND
VSS	E5	GND
VSS	E12	GND
VSS	G3	GND
VSS	G8	GND
NC	G11	
NC	H3	
VSS	J3	GND
VSS	J10	GND
VSS	K2	GND
NC	K5	
VSS	K9	GND
VSS	N2	GND
NC	N5	
VSS	N9	GND
VSS	P1	GND
NC	P5	
VSS	P12	GND
VSS	T1	GND
VSS	T5	GND
VSS	T10	GND
VSS	T12	GND
VSS	V5	GND
VSS	V12	GND
VSS	W4	GND
VSS	W11	GND
VSS	Y5	GND
VSS	Y12	GND
DNU	AA12	
DNU	AB5	
VSS	AB5	GND
VSS	AB10	GND
DNU	AB12	



DRAFT: not integrated into main schematic. Power sources and decoupling are incomplete.

VDD1 1.8 V must ramp no later than VDD2 1.1 V; VDDQ also 1.1 V.

No DDR3 VREF divider retained. Firmware training and exact-part qualification pending.

200-ball map checked against Hynix Rev1.1 p6; footprint pads remain provisional.

U2 units: channel A, channel B, supplies, ground/control/unused. U3 removed only in future integrated revision.

Not for fabrication

Sheet: /
File: lpddr4-memory-candidate.kicad_sch

Title: Phoenix RK3562 – LPDDR4 1 GB candidate

Size: A3	Date:	**Rev: DRAFT**
KiCad E.D.A. 10.0.7		Id: 1/1