

CPU POWER - DRAFT. Not a complete or release-qualified power system.

RK860-0: I2C address 0x40, DIE_ID=0x8, default 1.000 V, 12.5 mV step. No substitution with -2/-3.

VDD_CPU_COM is the RK3568 M15 remote-sense ball. Route separately from the high-current output path.

R1001 and C1020 bridge VDD_CPU to VDD_CPU_COM; C1020 is NOT a feedback-to-ground capacitor.

Input +5V_MAIN must be current-qualified and inrush-limited. +3V3_PMU enables CPU at the PMIC stage.

Add 4 x 22uF at the SoC CPU balls; total nominal CPU output capacitance becomes 176uF.

Effective capacitance must exceed the vendor requirement after tolerance, bias and temperature; MPNs pending.

Inductor candidate must pass Isat/Irms, ripple and thermal review; catalog current alone is insufficient.

I2C pull-ups and PMIC_SLEEP bias belong to the PMIC/SoC circuit; do not add duplicate pull-ups here.

Sources: RK860 Rev1.2 pp3-7; RK3568 AIOT reference p23; Hardware Design Guide V1.2 pp41,60.

Not for fabrication

Sheet: /		
File: cpu-power.kicad_sch		
Title: Phoenix G1 - CPU DVFS supply		
Size: A3	Date:	**Rev: DRAFT**
KiCad E.D.A. 10.0.7		Id: 1/1