








DDR3 DRAFT: 2 x H5TQ2G63GFR-TEC, 512 MiB, 32-bit bus, one rank. NO FABRICATION RELEASE.

All 192 RAM ball dispositions checked against manufacturer ballout and RK3568 DDR3 alternate functions.

DDR_VREFDQ is driven by RK3568 ball P8; do not connect it to the VREFCA divider.

Both VDD and VDDQ require 1.50 V. This H5TQ part is not a 1.35 V DDR3L device.

RZQ 120R 1% from RK3568 H7 to GND belongs on the SoC sheet; not implemented here.

Power decoupling, clock termination and topology review remain mandatory before routing.

VREF filtering placement and distributed decoupling must follow final physical topology.

Initial target 533 MHz CK / 1066 MT/s; no training or throughput measurement performed.

Passive values are design requirements; exact MPNs and availability have not been qualified.

Sources: Hynix Rev1.2 p6; RK3568 PinOut V1.1; Rockchip Hardware Design Guide V1.2.

Not for fabrication

Sheet: /
File: ddr3-memory.kicad_sch

Title: Phoenix G1 – 512 MiB DDR3 memory

Size: A3	Date:	**Rev: DRAFT**
KiCad E.D.A. 10.0.7		Id: 1/1