THIS IS A FLAT SCHEMATIC, NOT A HIERARCHICAL ONE. NETS USE "OFFPAGE CONNECTOR" SYMBOLS TO GO FROM PAGE TO PAGE.

THE SCHEMATIC IS DIVIDED INTO SECTIONS OF RELATED FUNCTIONALITY.

THE SECTIONS ARE:

- 1: NOTES AND BLOCK DIAGRAMS
- 2: GLOBAL SIGNALS
- 3: POWER SOURCES AND CONTROLS
- 4: I2C CONTROLS
- 5: KU15P POWER AND SIGNAL (NON-MGT)
- 6: VU7P POWER AND SIGNAL (NON-MGT)
- 7: KU15P MGT TRANSCEIVERS
- 8: VU7P MGT TRANSCEIVERS

TO DO:

CHECK "bc" AND "ac" PREFIXES ON AC-COUPLED SIGNALS
ON VU7P QUAD "S', CHANGE "...133" TO "...S" IN PIN NAMES

ON VU7P QUAD "A-J', CHANGE "...GTH" TO "...GTY" IN PIN NAMES

ASSIGN AND LABEL I2C ADDRESSES

SOLDERPASTE PATTERNS FOR UEC5_UCCE FOOTPRINT


NETS TO STUDY / DOCUMENT

ATCA FPGA BOARD, KU15P AND VU7P, MK1


1.01: NOTES

6089-103

oruary 26, 2019 Sheet 1 of



ATCA FPGA BOARD, KU15P AND VU7P, MK1




EACK "K_CLK_CHn" CONSISTS OF TWO CLOCKS.
ONE IS FROM A FIXED OSCILLATOR AND THE OTHER
IS DERIVED FROM AN 'LHC" CLOCK.


THERE ARE 2 FIXED OSCILLATORS. ONE FEEDS THE QUADS ON THE LEFT SIDE OF THE CHIP AND THE OTHER FEEDS THE QUADS ON THE RIGHT SIDE OF THE CHIP.

ATC	CA FPGA BOARD, KU	I15P AN	D V	U7P,	MK	1
Title 1	.03: KU15P TRANSC	EIVERS	3			
Size	Document Number					Rev
	6089-103					A
Date:	Tuesday, February 26, 2019	Sheet	3	of	74	

VU7P TRANSCEIVER ASSIGNMENTS AND CLOCKED QUADS



BU/CU Apollo ATCA Backplane Signal Distribution



Charlie Strohman crs5@cornell.edu

ATCA FPGA BOARD, KU15P AND VU7P, MK1


Title


1.05: LHC SIGNAL DISTRIBUTION


Size | Document Number | Rev | A


6089-103 | A


Date: Tuesday, February 26, 2019 | Sheet | 5 of 74





















I2C ADDR = 0X77

SI5340 I2C ADDRESS: READ OR WRITE 1 1 1 0 1 A1 A0 RANGE: 0X74 TO 0X77

INSTALL A ZERO-OHM JUMPER TO SET AN ADDRESS BIT TO '0'.


OMIT THE ZERO-OHM JUMPER TO SET AN ADDRESS BIT TO '1'.





ATCA FPGA BOARD, KU15P AND VU7P, MK1


Title
2.07: LHC CLOCKING SUPPORT


Size Document Number Rev A










































A2 A1 A0 I2C BUS SLAVE ADDRESS L L L 112 (decimal), 70 (hexadecimal) L L H 113 (decimal), 71 (hexadecimal) L H L 114 (decimal), 72 (hexadecimal) L H H 115 (decimal), 73 (hexadecimal) H L L 116 (decimal), 74 (hexadecimal) H L H 117 (decimal), 75 (hexadecimal) H H L 118 (decimal), 76 (hexadecimal) H H H 119 (decimal), 77 (hexadecimal)


ATCA FPGA BOARD, KU15P AND VU7P, MK1


4.04: I2C FPGA SYSMON Document Number


6089-103


A



















ATCA FPGA BOARD, KU15P AND VU7P, MK1 5.04: KU15P FPGA CONFIGURATION Document Number Α 6089-103


























ATCA FPGA BOARD, KU15P AND VU7P, MK1


Title
6.04: VU7P FPGA CONFIGURATION


Size Document Number
6089-103 Rev
A





































ATCA FPGA BOARD, KU15P AND VU7P, MK1 7.09: KU15P QUAD R FIREFLY X4 #5 6089-103
Tuesday, February 26, 2019


Q KU15P GTY_QUAD_132

X T32 MGTREFCLK0P_Q MGTREFCLK0N_Q

R30 KR31 MGTREFCLK1P_Q MGTREFCLK1N_Q

MGTYRXP3_Q MGTYRXN3_Q MGTYTXP3_Q MGTYTXN3_Q

FPGA_KU15P_A1760




THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS UNUSED, SINCE THE UTILITY FUNCTIONS ARE INDEPENDENT OF THE LHC CLOCK.

ac_pK_UTIL_CLK_CHAN1 RG_fIK_UTIL_CLK_CHAN1 PG 15 THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "S" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.



THE "C2Cn_V_TO_K" AND "C2Cn_K_TO_V" SIGNALS ARE ROUTED DIRECTLY ON THE PCB. IF ADDITIONAL CHANNELS ARE NEEDED BETWEEN THE TWO FPGAS, USER A FIREFLY LINK.

THE DIRECT SIGNALS ARE AC-COUPLED. SUBSTITUTE A ZERO-OHM RESISTOR IN PLACE OF THE COUPLING CAPACITOR FOR DC-COUPLING.

CONNECT UTILITY NETS HERE


ATCA FPGA BOARD, KU15P AND VU7P, MK1


Title


7.11: KU15P QUAD S CHIP-TO-CHIP

Size Document Number Rev
6089-103

Date: Tuesday, February 26, 2019 Sheet 59 of 74









HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC: If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open. Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.


THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.






HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC: If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open. Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.






ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING 0x50 = 7 BIT ADDRESS 0xA0 = 8 BIT WRITE ADDRESS 0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC: If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open. Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.


ATCA FPGA BOARD, KU15P AND VU7P, MK1


Title


8.06: VU7P QUAD F FIREFLY X4 #5


Size | Document Number | Rev | A


Date: Tuesday, February 26, 2019 | Sheet 65 of 74











ATCA FPGA BOARD, KU15P AND VU7P, MK1 8.11: VU7P QUAD M FIREFLY X4 #8 6089-103 Tuesday, February 26, 2019

UNUSED CLOCK INPUTS ARE LEFT OPEN.


U66-26 M GTY QUAD 127

AN36 MGTREFCLK1P_M MGTREFCLK1N_M

FPGA_VU7P_B2104

PV_FF8_XMIT2 AL40 NV_FF8_XMIT2 AL41 MGTYTXP2_M MGTYTXN2_M

pV_FF8_RECV1 AM43 nV_FF8_RECV1 AM44



	5	4	3		2	1
						UNUSED CLOCK INPUTS ARE LEFT OPEN. U66-28 O GTY QUAD 129
						\cup
					UAD "O" IS UNUSED	AG36 AG37 MGTREFCLK0P_O MGTREFCLK0N_O
				G	OAD O IS GNOSED	AE37 MGTREFCLK1P_O MGTREFCLK1N_O
						AE45 MCTVRVD0 O
						AE45 AE46 MGTYRXP0_O MGTYRXNO_O
						AE40 AE41 MGTYTXP0_O MGTYTXN0_O
						AD43 AD44 MGTYRXP1_O MGTYRXN1_O
						AD38 AD39 MGTYTXP1_O MGTYTXN1_O
						AC46 MGTYRXP2_O MGTYRXN2_O
						AC40 AC41 MGTYTXP2_O MGTYTXN2_O
						AB43 MGTYRXP3_O MGTYRXN3_O
						AB38 MGTYTXP3. O MGTYTXN3. O
						FPGA_VU7P_B2104
1						
						ATCA FPGA BOARD, KU15P AND VU7P, MK1
I						Rev
						6089-103 Date: Tuesday, February 26, 2019 Sheet 72 of 74

