






Date: Tuesday, February 26, 2019 Sheet 13








































Document Number 6089-103





















ATCA FPGA BOARD, KU15P AND VU7P, MK1


Title
5.04: KU15P FPGA CONFIGURATION


Size Document Number
6089-103


Date: Tuesday Fabruary 26 2019


Sheet 34 of 74
























ATCA FPGA BOARD, KU15P AND VU7P, MK1


Title
6.04: VU7P FPGA CONFIGURATION


Size Document Number
6089-103


Pate: Tuesday February 26 2019


Sheet 43 of 74





































ATCA FPGA BOARD, KU15P AND VU7P, MK1 7.09: KU15P QUAD R FIREFLY X4 #5 6089-103
Tuesday, February 26, 2019


Q KU15P GTY_QUAD_132

X T32 MGTREFCLK0P_Q MGTREFCLK0N_Q

R30 KR31 MGTREFCLK1P_Q MGTREFCLK1N_Q

MGTYRXP3_Q MGTYRXN3_Q MGTYTXP3_Q MGTYTXN3_Q

FPGA_KU15P_A1760




THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS UNUSED, SINCE THE UTILITY FUNCTIONS ARE INDEPENDENT OF THE LHC CLOCK.

ac_pK_UTIL_CLK_CHAN1 RG_fIK_UTIL_CLK_CHAN1 PG 15 THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "S" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.



THE "C2Cn_V_TO_K" AND "C2Cn_K_TO_V" SIGNALS ARE ROUTED DIRECTLY ON THE PCB. IF ADDITIONAL CHANNELS ARE NEEDED BETWEEN THE TWO FPGAS, USER A FIREFLY LINK.

THE DIRECT SIGNALS ARE AC-COUPLED. SUBSTITUTE A ZERO-OHM RESISTOR IN PLACE OF THE COUPLING CAPACITOR FOR DC-COUPLING.

CONNECT UTILITY NETS HERE


ATCA FPGA BOARD, KU15P AND VU7P, MK1


Title


7.11: KU15P QUAD S CHIP-TO-CHIP

Size Document Number Rev
6089-103

Date: Tuesday, February 26, 2019 Sheet 59 of 74









HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC: If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open. Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.


THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.






HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC: If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open. Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.






ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING 0x50 = 7 BIT ADDRESS 0xA0 = 8 BIT WRITE ADDRESS 0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC: If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open. Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.


ATCA FPGA BOARD, KU15P AND VU7P, MK1


Title


8.06: VU7P QUAD F FIREFLY X4 #5


Size | Document Number | Rev | A


Date: Tuesday, February 26, 2019 | Sheet 65 of 74











ATCA FPGA BOARD, KU15P AND VU7P, MK1 8.11: VU7P QUAD M FIREFLY X4 #8 6089-103 Tuesday, February 26, 2019

UNUSED CLOCK INPUTS ARE LEFT OPEN.


U66-26 M GTY QUAD 127

AN36 MGTREFCLK1P_M MGTREFCLK1N_M

FPGA_VU7P_B2104

PV_FF8_XMIT2 AL40 NV_FF8_XMIT2 AL41 MGTYTXP2_M MGTYTXN2_M

pV_FF8_RECV1 AM43 nV_FF8_RECV1 AM44



Г	5	I	4	3	2	1
						UNUSED CLOCK INPUTS U66-28 ARE LEFT OPEN. U66-28 O GTY QUAD 129
					QUAD "O" IS UNUSED	AG36 AG37 MGTREFCLKOP_O MGTREFCLKON_O
						AE36 AE37 MGTREFCLK1P_O MGTREFCLK1N_O
						AE45 AE46 MGTYRXP0_O MGTYRXN0_O
						AE40 AE41 MGTYTXPO_O MGTYTXNO_O AD43 AD43 AD43 MGTYTXNO_O
						AD43 AD44 MGTYRXPI_O MGTYRXNI_O
						AD38 AD39 MGTYTXP1_0 MGTYTXN1_0 AC45 AC46 MGTYRXP2_0 MGTYRXN2_0
						AC40 AC41 MGTYTXP2_0 MGTYTXN2_0
						AB43 MGTYRXP3_O MGTYRXN3_O
						AB38 AB39 MGTYTXP3 O MGTYTXN3_O
						FPGA_VU7P_B2104
•						
3						
1						
4						
						ATCA FPGA BOARD, KU15P AND VU7P, MK1
						8.13: VU7P QUAD O UNUSED Size
1						Date: Tuesday, February 26, 2019 Sheet 72 of 74

