THIS IS A FLAT SCHEMATIC, NOT A HIERARCHICAL ONE. NETS USE "OFFPAGE CONNECTOR" SYMBOLS TO GO FROM PAGE TO PAGE.

THE SCHEMATIC IS DIVIDED INTO SECTIONS OF RELATED FUNCTIONALITY.

THE SECTIONS ARE:

- 1: NOTES AND BLOCK DIAGRAMS
- 2: GLOBAL SIGNALS
- 3: POWER SOURCES AND CONTROLS
- 4: I2C CONTROLS
- 5: KU15P POWER AND SIGNAL (NON-MGT)
- 6: VU7P POWER AND SIGNAL (NON-MGT)
- 7: KU15P MGT TRANSCEIVERS
- 8: VU7P MGT TRANSCEIVERS

TO DO:

CHECK "bc" AND "ac" PREFIXES ON AC-COUPLED SIGNALS

ON VU7P QUAD "S', CHANGE "...133" TO "...S" IN PIN NAMES

ON VU7P QUAD "A-J', CHANGE "...GTH" TO "...GTY" IN PIN NAMES

ADD INTER-SHEET REFERENCES

ASSIGN AND LABEL I2C ADDRESSES


SOLDERPASTE PATTERNS FOR UEC5_UCCE FOOTPRINT

NETS TO STUDY / DOCUMENT


ATCA FPGA BOARD, KU15P AND VU7P, MK1

1.01: NOTES

Document Number 6089-103



ATCA FPGA BOARD, KU15P AND VU7P, MK1




EACK "K_CLK_CHn" CONSISTS OF TWO CLOCKS.
ONE IS FROM A FIXED OSCILLATOR AND THE OTHER
IS DERIVED FROM AN 'LHC" CLOCK.


THERE ARE 2 FIXED OSCILLATORS. ONE FEEDS THE QUADS ON THE LEFT SIDE OF THE CHIP AND THE OTHER FEEDS THE QUADS ON THE RIGHT SIDE OF THE CHIP.

/	ATCA FPGA BOARD, KU15P AND VU7P, MK1							
Ī	1.03: KU15P TRANSCEIVERS							
5	Size	Document Number					Rev	
		6089-103					Α	
	Date:	Friday, February 01, 2019	Sheet	3	of	75		

VU7P TRANSCEIVER ASSIGNMENTS AND CLOCKED QUADS



BU/CU Apollo ATCA Backplane Signal Distribution



Charlie Strohman crs5@cornell.edu

ATCA FPGA BOARD, KU15P AND VU7P, MK1


Title


1.05: LHC SIGNAL DISTRIBUTION


Size Document Number Rev A


6089-103 A


Date: Friday, February 01, 2019 Sheet 5 of 75

























6089-103






























































ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
5.04: KU15P FPGA CONFIGURATION

Size Document Number
6089-103


Date: Sunday February 17, 2019


Sheet 35 of 75


5


Sunday, February 17, 2019


119 Sheet 35 of


























ATCA FPGA BOARD, KU15P AND VU7P, MK1


Title
6.04: VU7P FPGA CONFIGURATION


Size Document Number
6089-103
Pate: Surday February 17, 2019
Rev
A





































UNUSED CLOCK INPUTS U65-30 ARE LEFT OPEN.

Q KU15P GTY_QUAD_132

X T32 MGTREFCLK0P_Q MGTREFCLK0N_Q


R30 KR31 MGTREFCLK1P_Q MGTREFCLK1N_Q

pK_FF5_RECV0 M41 nK_FF5_RECV0 M42 MGTYRXP0_Q MGTYRXN0_Q

PK_FF5_XMIT2 R38 NK_FF5_XMIT2 R39 MGTYTXP2_Q MGTYTXN2_Q

MGTYRXP3_Q MGTYRXN3_Q MGTYTXP3_Q MGTYTXN3_Q

FPGA_KU15P_A1760



THE "CLKO" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS UNUSED, SINCE THE UTILITY FUNCTIONS ARE INDEPENDENT OF THE LHC CLOCK.

ac_pK_UTIL_CLK_CHAN1

ac_nK_UTIL_CLK_CHAN1

THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "S" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U65-32 S KU15P GTY_QUAD_134 MGTREFCLK0P_S MGTREFCLK0N_S L30 MGTREFCLK1P_S MGTREFCLK1N_S 1 1 G1 3 E 2 G2 A 61 E bc_pC2C0_V_TO_K >>-D41 MGTYRXP0_S MGTYRXN0_S C103 0.1 UF 0402 bc_nC2C0_V_TO_K >> K36 MGTYTXP0_S MGTYTXN0_S C101 0.1 UF 0402 bc_pC2C0_K_TO_V bc_nC2C0_K_TO_V bc_pC2C1_V_TO_K >>> ac_pC2C1_V_TO_K ac_nC2C1_V_TO_K C39 MGTYRXP1_S MGTYRXN1_S C115 0.1 UF 0402 bc_nC2C1_V_TO_K >> C109 0.1 UF 0402 bc_pC2C1_K_TO_V >>> bc_nC2C1_K_TO_V >>> K32 K33 MGTYTXP1_S MGTYTXN1_S bc_pC2C2_V_TO_K >> C97 0.1 UF 0402 ac_pC2C2_V_TO_K B41 MGTYRXP2_S MGTYRXN2_S bc_nC2C2_V_TO_K >>-J34 MGTYTXP2_S MGTYTXN2_S C96 0.1 UF 0402 bc_pC2C2_K_TO_V bc_nC2C2_K_TO_V A39 MGTYRXP3_S MGTYRXN3_S H36 H37 MGTYTXP3_S MGTYTXN3_S

THE "C2Cn_V_TO_K" AND "C2Cn_K_TO_V" SIGNALS ARE ROUTED DIRECTLY ON THE PCB. IF ADDITIONAL CHANNELS ARE NEEDED BETWEEN THE TWO FPGAS, USER A FIREFLY LINK.

THE DIRECT SIGNALS ARE AC-COUPLED. SUBSTITUTE A ZERO-OHM RESISTOR IN PLACE OF THE COUPLING CAPACITOR FOR DC-COUPLING.

CONNECT UTILITY NETS HERE


ATCA FPGA BOARD, KU15P AND VU7P, MK1


Title


7.11: KU15P QUAD S CHIP-TO-CHIP

Size | Document Number | Rev A Chip | Document Number | Document Number | A Chip | Document Number | A Ch

FPGA_KU15P_A1760









HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC: If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open. Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.


ATCA FPGA BOARD, KU15P AND VU7P, MK1 8.03: VU7P QUAD C FIREFLY X4 #2 6089-103 Sunday, February 17, 2019






HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC: If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open. Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.








THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.


THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.


HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC: If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open. Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.











ATCA FPGA BOARD, KU15P AND VU7P, MK1 8.11: VU7P QUAD M FIREFLY X4 #8 6089-103 Sunday, February 17, 2019

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-26 N GTY QUAD 127


AN36 MGTREFCLK1P_M MGTREFCLK1N_M

MGTYTXP3_M MGTYTXN3 M

FPGA_VU7P_B2104

pV_FF8_XMIT2 AL40 nV_FF8_XMIT2 AL41 MGTYTXP2_M MGTYTXN2_M

pV_FF8_XMIT3_AK38 nV_FF8_XMIT3_AK39



QUAD "O" IS UNUSED	UNUSED CLOCK INPUTS AG38 AG38 MGTREFCLK0P_O MGTREFCLK1P_O MGTREFCLK1P_O MGTREFCLK1P_O MGTREFCLK1N_O AE45 AE46 MGTYRXNO_O MGTYTXNO_O MGTYTXNO_O MGTYTXNO_O MGTYTXNO_O MGTYTXNO_O MGTYTXNO_O
	AG36 AG37 MGTREFCLK0P_O AE36 MGTREFCLK1P_O MGTREFCLK1P_O MGTREFCLK1N_O AE45 MGTYPYNN_O MGTYPYNN_O MGTYPYNN_O
QUAD "O" IS UNUSED	MGTREFCLK1P_0 MGTREFCLK1N_0 AE45 MGTYRXPO_0 AE46 MGTYRXPO_0
	AE45 MGTYRXPO_O AE46- MGTYRYMO_O
	AE45 AE46 MGTYRXN0_O AE40 AF41 MGTYTXP0_O
	AE46 MGTYRXPO_O MGTYRXNO_O AE41 MGTYTXPO_O
	AF41 MGTYTXP0_O
	MGTYTXN0_O
	AD43 AD44 MGTYRXN1_O MGTYRXN1_O
	AD38 MGTYTXP1_0 MGTYTXN1_0 AC45 MGTYTXN1_0
	AC45 MGTYRXP2_0 MGTYRXN2_0 AC40 AC41 MGTYTXP2_0 MGTYTXP2_0 MGTYTXP2_0
	AL41 MGTYTXN2_O AB43 AB44 MGTYRXP3_O MGTYRXN3_O
	AB38 AB39 MGTYTXP3_0 MGTYTXN3_0
	FPGA_VU7P_B2104
	ATCA FPGA BOARD, KU15P AND VU7P, MK1
	Tula
	8.13: VU7P QUAD O UNUSED Size

