

THIS IS A FLAT SCHEMATIC, NOT A HIERARCHICAL ONE. NETS USE "OFFPAGE CONNECTOR" SYMBOLS TO GO FROM PAGE TO PAGE.

THE SCHEMATIC IS DIVIDED INTO SECTIONS OF RELATED FUNCTIONALITY.

THE SECTIONS ARE:

- 1: NOTES AND BLOCK DIAGRAMS
- 2: GLOBAL SIGNALS
- 3: POWER SOURCES AND CONTROLS
- 4: I2C CONTROLS
- 5: KU15P POWER AND SIGNAL (NON-MGT)
- 6: VU7P POWER AND SIGNAL (NON-MGT)
- 7: KU15P MGT TRANSCEIVERS
- 8: VU7P MGT TRANSCEIVERS

TO DO:

CHECK "bc" AND "ac" PREFIXES ON AC-COUPLED SIGNALS


ON VU7P QUAD "S', CHANGE "...133" TO "...S" IN PIN NAMES

ON VU7P QUAD "A-J', CHANGE "...GTH" TO "...GTY" IN PIN NAMES

ASSIGN AND LABEL I2C ADDRESSES

SOLDERPASTE PATTERNS FOR UEC5_UCCE FOOTPRINT

NETS TO STUDY / DOCUMENT






Figure 1-86: XCKU15P Banks in FFVA1760 Package

EACH "K_CLK_CHn" CONSISTS OF TWO CLOCKS. ONE IS FROM A FIXED OSCILLATOR AND THE OTHER IS DERIVED FROM AN "LHC" CLOCK.

THERE ARE 2 FIXED OSCILLATORS. ONE FEEDS THE QUADS ON THE LEFT SIDE OF THE CHIP AND THE OTHER FEEDS THE QUADS ON THE RIGHT SIDE OF THE CHIP.

VU7P TRANSCEIVER ASSIGNMENTS AND CLOCKED QUADS





Figure 1-96: XCVU7P Banks in FLVB2104 Package

EACH "V_CLK_CHn" CONSISTS OF TWO CLOCKS. ONE IS FROM A FIXED OSCILLATOR AND THE OTHER IS DERIVED FROM AN "LHC" CLOCK.


THERE ARE 2 FIXED OSCILLATORS. ONE FEEDS THE QUADS ON THE LEFT SIDE OF THE CHIP AND THE OTHER FEEDS THE QUADS ON THE RIGHT SIDE OF THE CHIP.




BU/CU Apollo ATCA Backplane Signal Distribution

02 Feb 2019




Charlie Strohman crs5@cornell.edu







ET60T-D02-3-08-000



THESE SHAPES DEFINE HOLES AND KEEPOUT AREAS FOR THE SPLICE PLATES.





THESE HOLES ARE FOR MOUNTING THE FIREFLY HEATSINKS





THESE HOLES ARE FOR MOUNTING THE TOP COVER




THESE HOLES ARE FOR MOUNTING THE BOTTOM COVER



THESE SHAPES DEFINE MECHANICAL OBJECTS THAT SHOULD BE IN THE BILL OF MATERIALS.






VU7P AND BACKPLANE CLOCK SIGNALS ONLY

ERM8-013-01-L-D-RA-DS


ATCA FPGA BOARD, KU15P AND VU7P, MK1			
Title 2.02: BLADE HS CONNECTOR #1			
Size	Document Number 6089-103		Rev A
Date:	Friday, March 08, 2019	Sheet	8 of 74

THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIe OR AXI-C2C. PADS ARE PROVIDED FOR EITHER AC COUPLING CAPACITORS OR DC ZERO OHM RESISTORS.




KU15P SIGNALS ONLY

REPLACED THE DC BLOCKING CAPACITORS WITH ZERO-OHM RESISTORS. THE SERVICE BLADE ALREADY PROVIDES CAPACITORS.



ERM8-013-01-L-D-RA-DS

ATCA FPGA BOARD, KU15P AND VU7P, MK1			
Title			
2.03: BLADE HS CONNECTOR #2			
Size	Document Number		Rev
	6089-103		A
Date:	Friday, March 08, 2019	Sheet	9 of 74



TO BYPASS A DEVICE, CONNECT A JUMPER FROM 1 TO 3.
TO INCLUDE A DEVICE IN THE CHAIN, CONNECT A JUMPER FROM 1 TO 2 AND FROM 3 TO 4.
AS ILLUSTRATED, THE CONTROLLER AND THE VU7P ARE PART OF THE CHAIN, AND THE KU15P IS BYPASSED.

THESE VOLTAGE TRANSLATORS CONVERT THE 1.8 VOLT LOGIC LEVEL FROM THE LAST FPGA TO THE 3.3 VOLT LOGIC LEVEL USED ON THE MAIN BLADE OR THE EXTERNAL PROGRAMMER.

A VOLTAGE TRANSLATOR CAN BE INSERTED HERE IF THE MAIN BLADE HAS OTHER THAN 3.3 VOLT LOGIC LEVELS ON THE JTAG SIGNALS. THE PULLUP RESISTOR CONNECTS TO THE LOGIC VOLTAGE.

A VOLTAGE TRANSLATOR CAN BE INSERTED HERE IF THE MAIN BLADE HAS OTHER THAN 3.3 VOLT LOGIC LEVELS ON THE JTAG SIGNALS. THE PULLUP RESISTOR CONNECTS TO THE LOGIC VOLTAGE.


A VOLTAGE TRANSLATOR CAN BE INSERTED HERE IF THE MAIN BLADE HAS OTHER THAN 3.3 VOLT LOGIC LEVELS ON THE JTAG SIGNALS. THE PULLUP RESISTOR CONNECTS TO THE LOGIC VOLTAGE.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

2.04: JTAG CHAIN

Size Document Number 6089-103 Rev A

Date: Tuesday, February 26, 2019 Sheet 10 of 74



THIS DESIGN USED THE 16 MHZ INTERNAL OSCILLATOR "PIOSC".


AS PER TABLE 25.7 OF THE TM4C1290 MANUAL, THE UNUSED "OSC0" AND "XOSC0" PINS GET TIED TO GND. "OSC1" AND "XOSC1" ARE NC.

AS PER TABLE 25.7 OF THE TM4C1290
MANUAL, THE UNUSED "/WAKE" PIN
GET TIED TO GND AND "/HIB" IS NC.




THE ACTIVE-LO "/RESET" INPUT WILL BE ASSERTED WHEN ANY OF THE FOLLOWING ARE TRUE:

- 1) POWER HAS JUST BEEN APPLIED
- 2) THE FRONT-PANEL RESET SWITCH HAS BEEN ACTIVATED
- 3) THE SERVICE BLADE IS ATTACHED AND IS HOLDING "BLADE POWER EN" LO.

IF THE SERVICE BLADE IS NOT ATTACHED, THE PULLUP RESISTOR ON "BLADE_POWER_EN" WILL ASSERT THAT SIGNAL AND ALLOW THE BOARD TO POWER UP.




THE VALUE OF "VREFA+" SETS THE VOLTAGE THAT WILL CORRESPOND TO THE ADC FULL SCALE VALUE OF 4095. THE MINIMUM VOLTAGE IS 2.4 VOLTS. THIS DESIGN USES 2.5 VOLTS.




AS PER TABLE 26.15 OF THE TM4C1290 MANUAL, THE "VDDC" PINS GET TIED TOGETHER AND CONNECTED TO A CAPACITOR BETWEEN 2.5 UF AND 4 UF WITH LESS THAN 100 MILLIOHMS SERIES RESISTANCE..

AS PER TABLE 25.7 OF THE TM4C1290
MANUAL, THE UNUSED "VBAT" PIN
GET TIED TO VDD.



DO WE NEED TO ADD A BUFFER TO GET AN LHC-BASED CLOCK INTO THE FPGA LOGIC SECTION? WILL USING THE "TXOUTCLK" FROM A GTH/GTY BLOCK BE ADEQUATE?






I2C ADDR = 0X77


SI5340 I2C ADDRESS:
READ OR WRITE
1 1 1 0 1 A1 A0
RANGE: 0X74 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.









THIS CIRCUIT ON THIS PAGE IS FOR USE IN THE PROTOTYPE ONLY. IT ALLOWS US TO FEED LEGACY TTC SIGNALS INTO THE SYSTEM.




AMC13 CLK IN

SFP+ CONNECTOR TO RECEIVE ENCODED TTC CLOCK/DATA STREAM.







THESE CLOCKS DRIVE THE KU15P MGT QUADS USED FOR UTILITY FUNCTIONS, LIKE PCIe. THEY ALSO PROVIDE A CLOCK TO THE LOGIC FABRIC.




THESE CLOCKS DRIVE THE FIREFLY "GTY1" TRANSCEIVERS ON THE RIGHT SIDE OF THE VU7P.




THESE CLOCKS DRIVE THE FIREFLY "GTY2" TRANSCEIVERS ON THE LEFT SIDE OF THE VU7P.



THESE CLOCKS DRIVE THE VU7P MGT QUADS USED FOR UTILITY FUNCTIONS, LIKE PCIe. THEY ALSO PROVIDE A CLOCK TO THE LOGIC FABRIC.



KU15P DIP SWITCH




VU7P DIP SWITCH

SWITCH POSITION 4 IS USED TO TELL THE TM4C WHETHER OR NOT THE ASSOCIATED FPGA SHOULD BE POWERED. A HI LEVEL (SWITCH OPEN) MEANS "TURN ON FPGA POWER".

SWITCH POSITION 1 IS USED TO TELL THE FPGA WHETHER THE BOOT MODE IS "MASTER SPI (WITH JTAG OPTION)", OR "JTAG ONLY (MASTER SPI DISABLED)". A HI LEVEL (SWITCH OPEN) MEANS "JTAG ONLY (MASTER SPI DISABLED)"


THE FUNCTION OF SWITCH POSITIONS 2 AND 3 ARE UNDEFINED AT THIS TIME.



TM4C ACTIVE LED

THE "TM4C_ACTIVE" SIGNAL WILL BE ASSERTED WHEN BOTH THE 3.3V AND 1.8V MANAGEMENT SUPPLIES ARE GOOD, THE "ENABLE" SIGNAL FROM THE SERVICE BLADE IS HIGH, AND THE "RESET" SWITCH IS NOT ACTIVATED.





FOR LED CURRENT OF 5 MA, THE FORWARD VOLTAGE DROP IS 1.95V. USE 270 OHM RESISTOR.





POWER OK LED

THE "BLADE_POWER_OK" SIGNAL WILL BE ASSERTED WHEN THE TM4C HAS FINISHED TURNING ON ALL FPGA POWER SUPPLIES, AND THEY ARE ALL GOOD.

FOR LED CURRENT OF 5 MA, THE FORWARD VOLTAGE DROP IS 1.95V. USE 270 OHM RESISTOR.




UTILITY CONNECTIONS BETWEEN THE TM4C CONTROLLER AND THE FPGAS. THE LEVEL TRANSLATORS ARE UNI-DIRECTIONAL.




FOR LED CURRENT OF 5 MA, THE FORWARD VOLTAGE DROPS ARE:
RED 2.0V. USE 270 OHM RESISTOR
BLUE 3.0V. USE 59 OHM RESISTOR
GREEN 3.0V. USE 59 OHM RESISTOR


TM4C CONTROLLER LED



KU15P LED



VU7P LED






ATCA FPGA BOARD, KU15P AND VU7P, MK1


2.11: LEDS, SWITCHES, LEVEL SHIFTERS


Document Number 6089-103 Rev A

Date: Friday, August 30, 2019 Sheet 17 of 74




THE "ON/OFF" INPUTS ON THE IND072 POWER MODULES MUST BE LOW FOR THE MODULES TO OPERATE. THE FET DRIVER WILL PULL THE "ON/OFF" INPUTS LOW WHENEVER THE INPUT TO THE DRIVER IS HIGH. A VOLTAGE DIVIDER KEEPS THE "ON/OFF" INPUT HIGH UNLESS IT IS ACTIVELY PULLED LOW.





I2C ADDR = 0X40 (AND 0X41)



THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.

IF THE DRIVERS ARE LEFT IN THEIR DEFAULT STATE, OMIT THE PULLUP RESISTORS AND FORM A VOLTAGE DIVIDER WITH THE SERIES RESISTOR AND THE RESISTOR TO GND.

IF THE LGA80D IS REPROGRAMMED, BEFORE BEING ENABLED, FOR AN OPEN-DRAIN OUTPUT, THEN OMIT THE RESISTOR TO GND, INSERT THE PULLUP RESISTOR, AND MAKE THE SERIES RESISTOR BE A ZERO-OHM JUMPER.

THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.

THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.


R=11K SELECTS 2-OUTPUT @ 35A(avg)/45A(ovc) EACH.

THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. SEE TABLE 8 OF THE LGA80D TECHNICAL REFERENCE NOTE. FOR 3.3V, THE FREQUENCY SHOULD BE HIGH IN ORDER TO REDUCR THE PEAK CURRENT.

R=38.3K SELECTS Fs=800kHz.

THE RESISTOR ON THE "ASCRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.

WITHOUT PRIOR KNOWLEDGE OF THE PERFORMANCE, LEAVE THESE PINS "OPEN" FOR GAINS OF 500.




THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. SEE TABLE 8 OF THE LGA80D TECHNICAL REFERENCE NOTE. THE FREQUENCY CAN BE CHANGED VIA I2C. DIFFERENT FREQUENCIES ARE SELECTED FOR DIFFERENT SUPPLIES, SO THAT THEY DON'T ALL SWITCH AT THE SAME TIME.

OPEN CIRCUIT SELECTS 400 KHZ.

THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. EVEN THOUGH EACH LGA80D IS ON A DIFFERENT I2C BUS, UNIQUE ADDRESS ARE ASSIGNE TO EACH. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4 -PHASE MASTER/S�AVE MODULES.

3.3/1.8V: R=0 -> ADDR = 0X40 (AND 0X41)
K_VCCINT MASTER: R=12.1K -> ADDR = 0X44
K_VCCINT SLAVE: R=11K -> ADDR = 0X43
V_VCCINT MASTER: R=14.7K -> ADDR = 0X46
V_VCCINT SLAVE: R=13.3K -> ADDR = 0X45



SPREAD THESE CAPACITORS AROUND THE BOARD

PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR


PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title 3.02: POWER GLOBAL 3.3V AND 1.8V

Size Document Number 6089-103 Rev A

Date: Tuesday, July 23, 2019 Sheet 19 of 74



THE POWER_GOOD "PG" SIGNALS ARE, BY DEFAULT, PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS.

IF THE DRIVERS ARE LEFT IN THEIR DEFAULT STATE, OMIT THE PULLUP RESISTORS AND FORM A VOLTAGE DIVIDER WITH THE SERIES RESISTOR AND THE RESISTOR TO GND.

IF THE LGA80D IS REPROGRAMMED, BEFORE BEING ENABLED, FOR AN OPEN-DRAIN OUTPUT, THEN OMIT THE RESISTOR TO GND, INSERT THE PULLUP RESISTOR, AND MAKE THE SERIES RESISTOR BE A ZERO-OHM JUMPER.

THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.

THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.

R=90.9K SELECTS 4-PHASE MASTER @ 35A EACH
R=100K SELECTS 4-PHASE SLAVE @ 35A EACH

THE RESISTOR ON THE "ASRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.

WITHOUT PRIOR KNOWLEDGE OF THE PERFORMANCE, LEAVE THESE PINS "OPEN" FOR GAINS OF 500.

THE RESISTOR ON THE "ADDR" PIN SELECTS THE SWITCHING FREQUENCY. SEE TABLE 8 OF THE LGA80D TECHNICAL REFERENCE NOTE. THE FREQUENCY CAN BE CHANGED VIA I2C. DIFFERENT FREQUENCIES ARE SELECTED FOR DIFFERENT SUPPLIES, SO THAT THEY DON'T ALL SWITCH AT THE SAME TIME.

21.5K SELECTS 432 KHZ.

THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. EVEN THOUGH EACH LGA80D IS ON A DIFFERENT I2C BUS, UNIQUE ADDRESS ARE ASSIGNED TO EACH. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4 -PHASE MASTER/SLAVE MODULES.


3.3/1.8V: R=0 -> ADDR = 0X40 (AND 0X41)
K_VCCINT MASTER: R=12.1K -> ADDR = 0X44
K_VCCINT SLAVE: R=11K -> ADDR = 0X43
V_VCCINT MASTER: R=14.7K -> ADDR = 0X46
V_VCCINT SLAVE: R=13.3K -> ADDR = 0X45


PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title		
3.03: POWER SOURCE KU15P INTERNAL		
Size	Document Number	Rev
	6089-103	A
Date:	Thursday, March 07, 2019	Sheet 20 of 74





THE POWER_GOOD "PG" SIGNALS ARE, BY DEFAULT, PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS.

IF THE DRIVERS ARE LEFT IN THEIR DEFAULT STATE, OMIT THE PULLUP RESISTORS AND FORM A VOLTAGE DIVIDER WITH THE SERIES RESISTOR AND THE RESISTOR TO GND.

IF THE LGA80D IS REPROGRAMMED, BEFORE BEING ENABLED, FOR AN OPEN-DRAIN OUTPUT, THEN OMIT THE RESISTOR TO GND, INSERT THE PULLUP RESISTOR, AND MAKE THE SERIES RESISTOR BE A ZERO-OHM JUMPER.

THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.

THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.

R=90.9K SELECTS 4-PHASE MASTER @ 35A EACH
R=100K SELECTS 4-PHASE SLAVE @ 35A EACH

THE RESISTOR ON THE "ASRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.

WITHOUT PRIOR KNOWLEDGE OF THE PERFORMANCE, LEAVE THESE PINS "OPEN" FOR GAINS OF 500.

THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. EVEN THOUGH EACH LGA80D IS ON A DIFFERENT I2C BUS, UNIQUE ADDRESS ARE ASSIGNED TO EACH. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4-PHASE MASTER/SLAVE MODULES.


23.7K SELECTS 457 KHZ.

THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. EVEN THOUGH EACH LGA80D IS ON A DIFFERENT I2C BUS, UNIQUE ADDRESS ARE ASSIGNED TO EACH. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4-PHASE MASTER/SLAVE MODULES.

3.3/1.8V: R=0 -> ADDR = 0X40 (AND 0X41)
K_VCCINT MASTER: R=12.1K -> ADDR = 0X44
K_VCCINT SLAVE: R=11K -> ADDR = 0X43
V_VCCINT MASTER: R=14.7K -> ADDR = 0X46
V_VCCINT SLAVE: R=13.3K -> ADDR = 0X45

PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.



THE "ON/OFF" INPUTS ON THE IND072 POWER MODULES MUST BE LOW FOR THE MODULES TO OPERATE. THE FET DRIVER WILL PULL THE "ON/OFF" INPUTS LOW WHENEVER THE INPUT TO THE DRIVER IS HIGH. THE VOLTAGE DIVIDER KEEPS THE "ON/OFF" INPUT HIGH UNLESS IT IS ACTIVELY PULLED LOW.

PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR


PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.


THE IND072 REGULATORS HAVE A TUNABLE LOOP THAT SHOULD BE ADJUSTED FOR THE AMOUNT OF CAPACITANCE THAT IS ON THE OUTPUT. REFER TO THE APP NOTE FOR SUGGESTED VALUES.


THE ON/OFF PIN NEEDS TO BE HELD AT A LOW LOGIC LEVEL TO TURN THE MODULE ON.

THE "PGOOD" SIGNAL WILL BE PULLED LOW IF THE OUTPUT VOLTAGE IS OUTSIDE OF 10% OF THE SETPOINT VALUE.

ATCA FPGA BOARD, KU15P AND VU7P, MK1			
Title			
3.06: POWER SOURCE VU7P MGT XCVR			
Size	Document Number		Rev
	6089-103		A
Date:	Tuesday, February 26, 2019	Sheet	23 of 74








I2C ADDR = 0X70

TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.



I2C ADDR = 0X70


TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

I2C ADDR = 0X20

I2C ADDR = 0X21



OUTPUT


OUTPUT

INPUT

TCA9555 I2C ADDRESS:
READ OR WRITE
0 1 0 0 A2 A1 A0
RANGE: 0X20 TO 0X27

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.
RANGE: 0X30 TO 0X37



I2C ADDR = 0X70


TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.


OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

A2	A1	A0	I2C BUS SLAVE ADDRESS
L	L	L	112 (decimal), 70 (hexadecimal)
L	L	H	113 (decimal), 71 (hexadecimal)
L	H	L	114 (decimal), 72 (hexadecimal)
L	H	H	115 (decimal), 73 (hexadecimal)
H	L	L	116 (decimal), 74 (hexadecimal)
H	L	H	117 (decimal), 75 (hexadecimal)
H	H	L	118 (decimal), 76 (hexadecimal)
H	H	H	119 (decimal), 77 (hexadecimal)

ATCA FPGA BOARD, KU15P AND VU7P, MK1		
Title		
4.04: I2C FPGA SYSMON		
Size	Document Number	Rev
	6089-103	A
Date:	Thursday, March 07, 2019	Sheet 28 of 74



I2C ADDR = 0X70




I2C ADDR = 0X71


TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.



I2C ADDR = 0X20




I2C ADDR = 0X21

TCA9555 I2C ADDRESS:
READ OR WRITE
0 1 0 0 A2 A1 A0
RANGE: 0X20 TO 0X27

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.
RANGE: 0X30 TO 0X37



I2C ADDR = 0X70

I2C ADDR = 0X71

I2C ADDR = 0X72

TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

THE I2C BUS FOR THE SFP THAT
PROVIDES LEGACY TTC SUPPORT IS
LOCATED HERE. IT CAN BE MOVED TO
A DIFFERENT I2C NETWORK IF
DESIRED.

I2C ADDR = 0X20






I2C ADDR = 0X21


I2C ADDR = 0X22

TCA9555 I2C ADDRESS:
READ OR WRITE
0 1 0 0 A2 A1 A0
RANGE: 0X20 TO 0X27


INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.
RANGE: 0X30 TO 0X37





PLACE CAPACITORS
THAT ARE TO THE RIGHT
OF THIS LINE NEAR THE
BGA PINS.



REFER TO THE GTY/GTH USER
GUIDES FOR DETAILS ON TRACE
ROUTING FOR THIS RESISTOR.

PLACE CAPACITORS AND RESISTORS
THAT ARE TO THE RIGHT OF THIS LINE
NEAR THE BGA PINS.

ON MIXED TRANSCEIVER DEVICES, REGIONS "LN" AND "LS" ARE GTY
TRANSCEIVERS. REGIONS "RN" AND "RS" ARE GTH TRANSCEIVERS.


MUST BE TIED TO "VCCINT" OR "GND".
DO NOT CONNECT TO "VCCO_0".
CONNECT TO "GND" FOR STANDARD
POR DELAY.

THIS PIN MUST BE TIED TO "GND".

CONNECTING THIS PIN TO "GND" ENABLES
PULLUPS ON ALL I/O PINS DURING
CONFIGURATION. THE PULLUPS ARE ABOUT
15K AT 1.8 VOLTS. IF A PULLDOWN IS
REQUIRED, IT MUST BE SMALLER THAN 4K TO
DROP THE VOLTAGE BELOW 0.4 VOLTS. THIS
PIN MUST NOT FLOAT.


M[2:0] MODE
000 Master serial
001 Master SPI
010 Master BPI
100 Master SelectMAP
101 JTAG only
110 Slave SelectMAP
111 Slave Serial

THIS SWITCH ON BIT "M2"
ALLOW A CHOICE OF EITHER
"MASTER SPI" OR "JTAG ONLY".



PULLUPS/PULLDOWNS ON THE
BOOT MODE CONFIGURATION
INPUTS MUST BE 1K OR LESS.

THIS DESIGN DOES NOT USE ENCRYPTION,
SO "VBATT" CAN BE TIED TO "GND"





THE FPGA CAN BE REPROGRAMMED EITHER BY
PULSING "K_FPGA_PROGRAM" FROM THE TM4C
CONTROLLER, OR BY ACTIVATING THE FRONT
PANEL "REPROGRAM" SWITCH.

FRONT PANEL
REPROGRAM

QUAD SPI CONFIG FLASH


CONFIGURATION BITSTREAM LENGTHS
KU15P 290,744,896
VU7P 427,519,232
VU9P 641,272,864



KU15P DONE LED

THE PULLUP RESISTOR IN PARALLEL
WITH THE LED ENSURES THAT, WHEN
THE FET IS OFF, THE "/K_FPGA_DONE"
SIGNAL IS AT A HIGH LEVEL FOR
FEEDING THE TM4C CONTROLLER.


FOR LED CURRENT OF 5 MA, THE
FORWARD VOLTAGE DROP IS
1.95V. USE 270 OHM RESISTOR.





THE SYSTEM MONITOR I2C PORTS ON THE FPGAS USE AN I/O VOLTAGE OF 1.8 VOLTS. THE TCA9548A ACTS AS A LEVEL SHIFTER AS WELL AS A BUS SWITCH. THE FPGA SIGNAL PULLUPS CONNECT TO 1.8 VOLTS.

BANK 65 CONTAINS MANY DUAL-FUNCTION PINS THAT CAN BE USED DURING CONFIGURATION. THOSE PINS WILL BE MARKED AS "NO CONNECT" AND SHOULD NOT BE USED FOR NORMAL LOGIC.



ATCA FPGA BOARD, KU15P AND VU7P, MK1			
Title			
5.05: KU15P BANK 65			
Size	Document Number		Rev
	6089-103		A
Date:	Tuesday, February 26, 2019	Sheet	35 of 74



FPGA_KU15P_A1760




FPGA_KU15P_A1760




THIS CONNECTOR IS LOCATED ON THE BOTTOM OF THE BOARD. IF THE SITE IS POPULATED, THE CONNECTOR HEIGHT WILL EXCEED THE ATCA DIMENSIONS.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "K_TEST_CONN_2" SIGNAL IS CONNECTED TO GLOBAL CLOCK RESOURCES.



KU15P
UNUSED
BLOCKS







ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title 5.99: KU15P UNUSED BLOCKS

Size Document Number 6089-103 Rev A

Date: Tuesday, February 26, 2019 Sheet 39 of 74





BYPASS CAPACITOR VALUES AND QUANTITIES FROM
"xtp427-ultrascale-plus-schematic-review-checklist.xls"

QUANTITIES BASE ON POSSIBLE UPGRADE TO VU9P

ATCA FPGA BOARD, KU15P AND VU7P, MK1			
Title			
6.02: VU7P FPGA INTERNAL POWER			
Size	Document Number		Rev
	6089-103		A
Date:	Tuesday, February 26, 2019	Sheet	41 of 74


MUST BE TIED TO "VCCINT" OR "GND".
DO NOT CONNECT TO "VCCO_0".
CONNECT TO "GND" FOR STANDARD
POR DELAY.

THIS PIN MUST BE TIED TO "GND".





CONNECTING THIS PIN TO "GND" ENABLES
PULLUPS ON ALL I/O PINS DURING
CONFIGURATION. THE PULLUPS ARE ABOUT
15K AT 1.8 VOLTS. IF A PULLDOWN IS
REQUIRED, IT MUST BE SMALLER THAN 4K TO
DROP THE VOLTAGE BELOW 0.4 VOLTS. THIS
PIN MUST NOT FLOAT.

M[2:0] MODE
000 Master serial
001 Master SPI
010 Master BPI
100 Master SelectMAP
101 JTAG only
110 Slave SelectMAP
111 Slave Serial





THIS SWITCH ON BIT "M2"
ALLOW A CHOICE OF EITHER
"MASTER SPI" OR "JTAG ONLY".



THE UTILITY CLOCK MUST CONNECT TO CLOCK-CAPABLE PINS.







THE TTC_CLK40 PINS ARE NOT ON A "GC" INPUT. MOVE THEM IN A FUTURE REVISION.



FPGA_VU7P_B2104


THESE CLOCK SIGNALS CONNECT TO ONE SIDE OF THE "SLR" BOUNDARY.

LOGIC FABRIC BOTTOM



THE "KV_SPARE" SIGNALS ARE INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS BETWEEN THE TWO FPGAS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "KV_SPARE0" AND "KV_SPARE2" SIGNALS ARE CONNECTED TO CLOCK INPUT PINS ON THE VU7P.





FPGA_VU7P_B2104

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title 6.07 VU7P UTILITY BANKS

Size Document Number 6089-103 Rev A


Date: Friday, August 30, 2019 Sheet 46 of 74




THIS CONNECTOR IS LOCATED ON THE BOTTOM OF THE BOARD. IF THE SITE IS POPULATED, THE CONNECTOR HEIGHT WILL EXCEED THE ATCA DIMENSIONS.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "V_TEST_CONN_5" SIGNAL IS CONNECTED TO GLOBAL CLOCK RESOURCES.





THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.
THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUADS "B" AND "D" ARE CLOCKED FROM QUAD "C"

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U65-34

B KU15P
GTH_QUAD_225

AJ12
AJ11
AH10
AH9

pK_FF3_REC0 AW4
nK_FF3_REC0 AW3
pK_FF3_XMIT0 AT10
nK_FF3_XMIT0 AT9
pK_FF3_REC0 AV2
nK_FF3_REC0 AV1
pK_FF3_XMIT1 AT6
nK_FF3_XMIT1 AT5
pK_FF3_REC2 AU4
nK_FF3_REC2 AU3
pK_FF3_XMIT2 AR8
nK_FF3_XMIT2 AR7
pK_FF3_REC3 AT2
nK_FF3_REC3 AT1
pK_FF3_XMIT3 AP10
nK_FF3_XMIT3 AP9

FPGA_KU15P_A1760

U65-35

C KU15P
GTH_QUAD_226

AG12
AG11
AF10
AF9

pK_FF3_REC4 AR4
nK_FF3_REC4 AR3
pK_FF3_XMIT4 AP6
nK_FF3_XMIT4 AP5
pK_FF3_REC5 AP2
nK_FF3_REC5 AP1
pK_FF3_XMIT5 AN8
nK_FF3_XMIT5 AN7
pK_FF3_REC6 AN4
nK_FF3_REC6 AN3
pK_FF3_XMIT6 AM10
nK_FF3_XMIT6 AM9
pK_FF3_REC7 AM2
nK_FF3_REC7 AM1
pK_FF3_XMIT7 AM6
nK_FF3_XMIT7 AM5

FPGA_KU15P_A1760

U65-36

D KU15P
GTH_QUAD_227

AE12
AE11
AD10
AD9

pK_FF3_REC8 AL4
nK_FF3_REC8 AL3
pK_FF3_XMIT8 AL9
nK_FF3_XMIT8 AL7
pK_FF3_REC9 AK2
nK_FF3_REC9 AK1
pK_FF3_XMIT9 AK6
nK_FF3_XMIT9 AK5
pK_FF3_REC10 AJ4
nK_FF3_REC10 AJ3
pK_FF3_XMIT10 AJ8
nK_FF3_XMIT10 AJ7
pK_FF3_REC11 AH2
nK_FF3_REC11 AH1
pK_FF3_XMIT11 AH6
nK_FF3_XMIT11 AH5


FPGA_KU15P_A1760

ATCA FPGA BOARD, KU15P AND VU7P, MK1


Title 7.02: KU15P QUADS BCD FIREFLY X12 #3

Size Document Number 6089-103 Rev A

Date: Tuesday, February 26, 2019 Sheet 50 of 74



ON THE "X12" FIREFLY DEVICES AT 14G, PIN 9 IS RESERVED. ON THE "X4" FIREFLY DEVICES AT 28G, PIN 9 IS A 1.8 VOLT POWER PIN. THIS DESIGN PROVIDES FILTERING FOR PIN 9. IF IT CAUSES PROBLEMS ON THE "X12" 14G DEVICES, THE PARTS CAN BE OMITTED FROM THE BUILD.



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

REC0 PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUADS "E" AND "G" ARE CLOCKED FROM QUAD "F"

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U65-37

E KU15P
GTH_QUAD_228

AC12
AC11
MGTRFCLK0P_E
MGTRFCLK0N_E

AB10
AB9
MGTRFCLK1P_E
MGTRFCLK1N_E

pK_FF2_REC0 AG4
nK_FF2_REC0 AG3
MGTHRX0_E
MGTHRXN0_E

pK_FF2_XMIT0 AG8
nK_FF2_XMIT0 AG7
MGHTXP0_E
MGHTNX0_E

pK_FF2_REC1 AF2
nK_FF2_REC1 AF1
MGTHRX1_E
MGTHRXN1_E

pK_FF2_XMIT1 AF6
nK_FF2_XMIT1 AF5
MGHTXP1_E
MGHTNX1_E

pK_FF2_REC2 AE4
nK_FF2_REC2 AE3
MGTHRX2_E
MGTHRXN2_E

pK_FF2_XMIT2 AE8
nK_FF2_XMIT2 AE7
MGHTXP2_E
MGHTNX2_E

pK_FF2_REC3 AD1
nK_FF2_REC3 AD1
MGTHRX3_E
MGTHRXN3_E

pK_FF2_XMIT3 AD6
nK_FF2_XMIT3 AD5
MGHTXP3_E
MGHTNX3_E

FPGA_KU15P_A1760

U65-38

F KU15P
GTH_QUAD_229

AA12
AA11
MGTRFCLK0P_F
MGTRFCLK0N_F

Y10
Y9
MGTRFCLK1P_F
MGTRFCLK1N_F

pK_FF2_REC4 AC4
nK_FF2_REC4 AC3
MGTHRX0_F
MGTHRXN0_F

pK_FF2_XMIT4 AC8
nK_FF2_XMIT4 AC7
MGHTXP0_F
MGHTNX0_F

pK_FF2_REC5 AB2
nK_FF2_REC5 AB1
MGTHRX1_F
MGTHRXN1_F

pK_FF2_XMIT5 AB6
nK_FF2_XMIT5 AB5
MGHTXP1_F
MGHTNX1_F

pK_FF2_REC6 AA4
nK_FF2_REC6 AA3
MGTHRX2_F
MGTHRXN2_F

pK_FF2_XMIT6 AA8
nK_FF2_XMIT6 AA7
MGHTXP2_F
MGHTNX2_F

pK_FF2_REC7 Y2
nK_FF2_REC7 Y1
MGTHRX3_F
MGTHRXN3_F

pK_FF2_XMIT7 Y6
nK_FF2_XMIT7 Y5
MGHTXP3_F
MGHTNX3_F

FPGA_KU15P_A1760

U65-39

G KU15P
GTH_QUAD_230

W12
W11
MGTRFCLK0P_G
MGTRFCLK0N_G

V10
V9
MGTRFCLK1P_G
MGTRFCLK1N_G

pK_FF2_REC8 W4
nK_FF2_REC8 W3
MGTHRX0_G
MGTHRXN0_G

pK_FF2_XMIT8 W8
nK_FF2_XMIT8 W7
MGHTXP0_G
MGHTNX0_G

pK_FF2_REC9 V2
nK_FF2_REC9 V1
MGTHRX1_G
MGTHRXN1_G

pK_FF2_XMIT9 V6
nK_FF2_XMIT9 V5
MGHTXP1_G
MGHTNX1_G

pK_FF2_REC10 U4
nK_FF2_REC10 U3
MGTHRX2_G
MGTHRXN2_G

pK_FF2_XMIT10 U8
nK_FF2_XMIT10 U7
MGHTXP2_G
MGHTNX2_G

pK_FF2_REC11 T2
nK_FF2_REC11 T1
MGTHRX3_G
MGTHRXN3_G

pK_FF2_XMIT11 T6
nK_FF2_XMIT11 T5
MGHTXP3_G
MGHTNX3_G


FPGA_KU15P_A1760

ATCA FPGA BOARD, KU15P AND VU7P, MK1


Title 7.03: KU15P QUADS EFG FIREFLY X12 #2

Size Document Number 6089-103 Rev A

Date: Tuesday, February 26, 2019 Sheet 51 of 74



ON THE "X12" FIREFLY DEVICES AT 14G, PIN 9 IS RESERVED. ON THE "X4" FIREFLY DEVICES AT 28G, PIN 9 IS A 1.8 VOLT POWER PIN. THIS DESIGN PROVIDES FILTERING FOR PIN 9. IF IT CAUSES PROBLEMS ON THE "X12" 14G DEVICES, THE PARTS CAN BE OMITTED FROM THE BUILD.



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

REC0 PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUADS "H" AND "J" ARE CLOCKED FROM QUAD "I"

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U65-40
FPGA KU15P_A1760

H KU15P
GTH_QUAD_231

U12
X U11
MGTRFCLK0P_H
MGTRFCLK0N_H
T10
X T9
MGTRFCLK1P_H
MGTRFCLK1N_H

pK_FF1_REC0	R4	MGTHRX0_H
nK_FF1_REC0	R3	MGTHRX0_H
pK_FF1_XMIT0	R8	MGHTXP0_H
nK_FF1_XMIT0	R7	MGHTXP0_H
pK_FF1_REC1	P2	MGTHRX1_H
nK_FF1_REC1	P1	MGTHRX1_H
pK_FF1_XMIT1	P6	MGHTXP1_H
nK_FF1_XMIT1	P5	MGHTXP1_H
pK_FF1_REC2	N4	MGTHRX2_H
nK_FF1_REC2	N3	MGTHRX2_H
pK_FF1_XMIT2	N8	MGHTXP2_H
nK_FF1_XMIT2	N7	MGHTXP2_H
pK_FF1_REC3	M2	MGTHRX3_H
nK_FF1_REC3	M1	MGTHRX3_H
pK_FF1_XMIT3	M6	MGHTXP3_H
nK_FF1_XMIT3	M5	MGHTXP3_H

U65-41
FPGA KU15P_A1760

I KU15P
GTH_QUAD_232

R12
R11
MGTRFCLK0P_I
MGTRFCLK0N_I
P10
P9
MGTRFCLK1P_I
MGTRFCLK1N_I


pK_FF1_REC4	L4	MGTHRX0_I
nK_FF1_REC4	L3	MGTHRX0_I
pK_FF1_XMIT4	L8	MGHTXP0_I
nK_FF1_XMIT4	L7	MGHTXP0_I
pK_FF1_REC5	K2	MGTHRX1_I
nK_FF1_REC5	K1	MGTHRX1_I
pK_FF1_XMIT5	K6	MGHTXP1_I
nK_FF1_XMIT5	K5	MGHTXP1_I
pK_FF1_REC6	J4	MGTHRX2_I
nK_FF1_REC6	J3	MGTHRX2_I
pK_FF1_XMIT6	J8	MGHTXP2_I
nK_FF1_XMIT6	J7	MGHTXP2_I
pK_FF1_REC7	H2	MGTHRX3_I
nK_FF1_REC7	H1	MGTHRX3_I
pK_FF1_XMIT7	H6	MGHTXP3_I
nK_FF1_XMIT7	H5	MGHTXP3_I

U65-42
FPGA KU15P_A1760

J KU15P
GTH_QUAD_233

N12
X N11
MGTRFCLK0P_J
MGTRFCLK0N_J
M10
X M9
MGTRFCLK1P_J
MGTRFCLK1N_J

pK_FF1_REC8	G4	MGTHRX0_J
nK_FF1_REC8	G3	MGTHRX0_J
pK_FF1_XMIT8	H10	MGHTXP0_J
nK_FF1_XMIT8	H9	MGHTXP0_J
pK_FF1_REC9	F2	MGTHRX1_J
nK_FF1_REC9	F1	MGTHRX1_J
pK_FF1_XMIT9	G8	MGHTXP1_J
nK_FF1_XMIT9	G7	MGHTXP1_J
pK_FF1_REC10	E4	MGTHRX2_J
nK_FF1_REC10	E3	MGTHRX2_J
pK_FF1_XMIT10	F6	MGHTXP2_J
nK_FF1_XMIT10	F5	MGHTXP2_J
pK_FF1_REC11	D2	MGTHRX3_J
nK_FF1_REC11	D1	MGTHRX3_J
pK_FF1_XMIT11	F10	MGHTXP3_J
nK_FF1_XMIT11	F9	MGHTXP3_J





QUAD "K" IS UNUSED

U65-24

K

KU15P
GTH_QUAD_234

L12

MGTREFCLK0P_K

L11

MGTREFCLK0N_K

✕ K10

MGTREFCLK1P_K

✕ K9

MGTREFCLK1N_K

C4

MGTYRXP0_K

C3

MGTYRXN0_K

E8

MGTYTXP0_K

E7

MGTYTXN0_K

B2

MGTYRXP1_K

B1

MGTYRXN1_K

D6

MGTYTXP1_K

D5

MGTYTXN1_K

B6

MGTYRXP2_K

B5

MGTYRXN2_K

D10

MGTYTXP2_K

D9

MGTYTXN2_K

A4

MGTYRXP3_K

A3

MGTYRXN3_K



C8

MGTYTXP3_K

C7



MGTYTXN3_K

FPGA_KU15P_A1760








THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUADS "L" AND "N" ARE CLOCKED FROM QUAD "M"



UNUSED CLOCK INPUTS ARE LEFT OPEN.



FPGA_KU15P_A1760

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title 7.06: KU15P QUADS LMN FIREFLY X12 #7

Size Document Number 6089-103 Rev A

Date: Tuesday, February 26, 2019 Sheet 54 of 74

QUAD "O" IS UNUSED

U65-28

O	KU15P GTY_QUAD_130
---	-----------------------

Y32	
Y33	MGTREFCLK0P_O
	MGTREFCLK0N_O
W30	
W31	MGTREFCLK1P_O
	MGTREFCLK1N_O

AD41	MGTYRXP0_O
AD42	MGTYRXN0_O

AB36	MGTYTXP0_O
AB37	MGTYTXN0_O

AC39	MGTYRXP1_O
AC40	MGTYRXN1_O

AA38	MGTYTXP1_O
AA39	MGTYTXN1_O

AB41	MGTYRXP2_O
AB42	MGTYRXN2_O

AA34	MGTYTXP2_O
AA35	MGTYTXN2_O

Y41	MGTYRXP3_O
Y42	MGTYRXN3_O

Y36	MGTYTXP3_O
Y37	MGTYTXN3_O

FPGA_KU15P_A1760

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "P" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U65-29

P KU15P
GTU_QUAD_131

MGTREFCLK0P_P
MGTREFCLK0N_P

MGTREFCLK1P_P
MGTREFCLK1N_P

MGTYRXP0_P
MGTYRXN0_P

MGTYTXP0_P
MGTYTXN0_P

MGTYRXP1_P
MGTYRXN1_P

MGTYTXP1_P
MGTYTXN1_P

MGTYRXP2_P
MGTYRXN2_P


MGTYTXP2_P
MGTYTXN2_P

MGTYRXP3_P
MGTYRXN3_P

MGTYTXP3_P
MGTYTXN3_P

FPGA_KU15P_A1760

ac_pK_CLK0_CHAN5
PG 15
ac_nK_CLK0_CHAN5
PG 15
ac_pK_CLK1_CHAN5
PG 12
ac_nK_CLK1_CHAN5
PG 12




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
7.08: KU15P QUAD P FIREFLY X4 #6

Size
6089-103

Date: Tuesday, February 26, 2019 Sheet 56 of 74

Rev
A

UNUSED CLOCK INPUTS U65-30
ARE LEFT OPEN.

Q KU15P
GTY_QUAD_132


T32
T33
R30
R31

MGTRFCLK0P_Q
MGTRFCLK0N_Q
MGTRFCLK1P_Q
MGTRFCLK1N_Q

pK_FF5_RECV0	M41	MGTYRXP0_Q
nK_FF5_RECV0	M42	MGTYRXN0_Q
pK_FF5_XMIT0	U34	MGTYTXP0_Q
nK_FF5_XMIT0	U35	MGTYTXN0_Q
pK_FF5_RECV1	L39	MGTYRXP1_Q
nK_FF5_RECV1	L40	MGTYRXN1_Q
pK_FF5_XMIT1	T36	MGTYTXP1_Q
nK_FF5_XMIT1	T37	MGTYTXN1_Q
pK_FF5_RECV2	K41	MGTYRXP2_Q
nK_FF5_RECV2	K42	MGTYRXN2_Q
pK_FF5_XMIT2	R38	MGTYTXP2_Q
nK_FF5_XMIT2	R39	MGTYTXN2_Q
pK_FF5_RECV3	J39	MGTYRXP3_Q
nK_FF5_RECV3	J40	MGTYRXN3_Q
pK_FF5_XMIT3	R34	MGTYTXP3_Q
nK_FF5_XMIT3	R35	MGTYTXN3_Q

FPGA_KU15P_A1760

QUAD "Q" CAN BE CLOCKED FROM QUAD "P" OR QUAD "R"




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title 7.09: KU15P QUAD R FIREFLY X4 #5

Size Document Number 6089-103 Rev A

Date: Tuesday, February 26, 2019 Sheet 57 of 74

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "R" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U65-31

R KU15P
GTY_QUAD_133

MGTREFCLK0P_R

MGTREFCLK0N_R

MGTREFCLK1P_R

MGTREFCLK1N_R

MGTYRX0P_R

MGTYRX0N_R

MGTYTX0P_R

MGTYTX0N_R

MGTYRX1P_R

MGTYRX1N_R

MGTYTX1P_R

MGTYTX1N_R

MGTYRX2P_R

MGTYRX2N_R

MGTYTX2P_R

MGTYTX2N_R

MGTYRX3P_R


MGTYRX3N_R

MGTYTX3P_R

MGTYTX3N_R

FPGA_KU15P_A1760

ac_pK_CLK0_CHAN6
PG 15
ac_nK_CLK0_CHAN6
PG 15
ac_pK_CLK1_CHAN6
PG 12
ac_nK_CLK1_CHAN6
PG 12




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

7.10: KU15P QUAD R FIREFLY X4 #4

Size Document Number
6089-103

Date: Tuesday, February 26, 2019 Sheet 58 of 74

Rev
A

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS UNUSED, SINCE THE UTILITY FUNCTIONS ARE INDEPENDENT OF THE LHC CLOCK.

THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "S" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

ac_pK_UTIL_CLK_CHAN1
PG 15

bc_pC2C0_V_TO_K
PG 68

C103 0.1 UF 0402

ac_pC2C0_V_TO_K

bc_nC2C0_V_TO_K
PG 68

C101 0.1 UF 0402

ac_nC2C0_V_TO_K

bc_pC2C1_V_TO_K
PG 68

C115 0.1 UF 0402

ac_pC2C1_V_TO_K

bc_nC2C1_V_TO_K
PG 68

C109 0.1 UF 0402

ac_nC2C1_V_TO_K

bc_pC2C2_V_TO_K
PG 68

C97 0.1 UF 0402

ac_pC2C2_V_TO_K

bc_nC2C2_V_TO_K
PG 68

C96 0.1 UF 0402

ac_nC2C2_V_TO_K

bc_pC2C2_K_TO_V
PG 68

ac_pC2C2_K_TO_V
PG 68

U65-32

S KU15P
GTY_QUAD_134

M32 MGTREFCLK0P_S
M33 MGTREFCLK0N_S

L30 MGTREFCLK1P_S
L31 MGTREFCLK1N_S

D41 MGTYRXP0_S
D42 MGTYRXN0_S

K36 MGTYTXP0_S
K37 MGTYTXN0_S

C39 MGTYRXP1_S
C40 MGTYRXN1_S

K32 MGTYTXP1_S
K33 MGTYTXN1_S

B41 MGTYRXP2_S
B42 MGTYRXN2_S

J34 MGTYTXP2_S
J35 MGTYTXN2_S

A39 MGTYRXP3_S
A40 MGTYRXN3_S

H36 MGTYTXP3_S
H37 MGTYTXN3_S

FPGA_KU15P_A1760

THE "C2Cn_V_TO_K" AND "C2Cn_K_TO_V" SIGNALS ARE ROUTED DIRECTLY ON THE PCB. IF ADDITIONAL CHANNELS ARE NEEDED BETWEEN THE TWO FPGAS, USER A FIREFLY LINK.

THE DIRECT SIGNALS ARE AC-COUPLED. SUBSTITUTE A ZERO-OHM RESISTOR IN PLACE OF THE COUPLING CAPACITOR FOR DC-COUPLING.

CONNECT UTILITY NETS HERE

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title 7.11: KU15P QUAD S CHIP-TO-CHIP

Size Document Number 6089-103 Rev A

Date: Tuesday, February 26, 2019 Sheet 59 of 74

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS UNUSED, SINCE THE UTILITY FUNCTIONS ARE INDEPENDENT OF THE LHC CLOCK.

THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "A" IS CLOCKED DIRECTLY


UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-33
A GTY QUAD 224

ac_pV_UTIL_CLK_CHAN0
PG 16
ac_nV_UTIL_CLK_CHAN0
PG 16



ac_pMGT_Z_TO_V_2
PG 8
bc_pMGT_Z_TO_V_2
PG 8
bc_pMGT_V_TO_Z_2
PG 8
ac_pMGT_Z_TO_V_1
PG 8
bc_pMGT_Z_TO_V_1
PG 8
bc_pMGT_V_TO_Z_1
PG 8
ac_pV_TTC_IN
PG 8
bc_pV_TTC_IN
PG 8
bc_pV_TTS_OUT
PG 8
bc_pV_TTS_OUT
PG 8



AW9
AW8
AV11
AV10
BC2
BC1
BF5
BF4
BA2
BA1
BD5
BD4
AW4
AW3
BB5
BB4
AV2
AV1
AV7
AV6

MGTREFCLK0P_A
MGTREFCLK0N_A
MGTREFCLK1P_A
MGTREFCLK1N_A

MGTHRXP0_A
MGTHRXN0_A

MGTHTXP0_A
MGTHTXN0_A

MGTHRXP1_A
MGTHRXN1_A

MGTHTXP1_A
MGTHTXN1_A

MGTHRXP2_A
MGTHRXN2_A

MGTHTXP2_A
MGTHTXN2_A

MGTHRXP3_A
MGTHRXN3_A

MGTHTXP3_A
MGTHTXN3_A

FPGA_VU7P_B2104

UTILITY NETS FROM THE SERVICE BOARD HIGH SPEED CONNECTOR

ATCA FPGA BOARD, KU15P AND VU7P, MK1			
Title			
8.01: VU7P QUAD A UTILITY #1			
Size	Document Number		Rev
	6089-103		A
Date:	Tuesday, February 26, 2019	Sheet	60 of 74

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "B" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-34

B GTY QUAD 225

MGTRFXCLK0P_B
MGTRFXCLK0N_B
MGTRFXCLK1P_B
MGTRFXCLK1N_B

MGTHRXN0_B
MGTHRXN0_B

MGTHRXN0_B
MGTHRXN0_B

MGTHRXN1_B
MGTHRXN1_B

MGTHRXN1_B
MGTHRXN1_B

MGTHRXN2_B
MGTHRXN2_B


MGTHRXN2_B
MGTHRXN2_B

MGTHRXN3_B
MGTHRXN3_B

MGTHRXN3_B
MGTHRXN3_B

FPGA_VU7P_B2104

ac_pV_CLK0_CHAN0 PG 16
ac_nV_CLK0_CHAN0 PG 16
ac_pV_CLK1_CHAN0 PG 12
ac_nV_CLK1_CHAN0 PG 12




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

8.02: VU7P QUAD B FIREFLY X4 #1

Size Document Number Rev
6089-103 A

Date: Tuesday, February 26, 2019 Sheet 61 of 74


UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U66-35 FPGA_VU7P_B2104
C GTY QUAD 226

QUAD "C" IS CLOCKED FROM EITHER QUAD "B" OR "D"

AM11	MGTRFXCLK0P_C
AM10	MGTRFXCLK0N_C
AK11	MGTRFXCLK1P_C
AK10	MGTRFXCLK1N_C

pV_FF2_REC0V3	AN4	MGTHRXN0_C
nV_FF2_REC0V3	AN3	MGTHRXN0_C
pV_FF2_XMIT3	AN9	MGTHTXN0_C
nV_FF2_XMIT3	AN8	MGTHTXN0_C
pV_FF2_REC0V2	AM2	MGTHRXN1_C
nV_FF2_REC0V2	AM1	MGTHRXN1_C
pV_FF2_XMIT2	AM7	MGTHTXN1_C
nV_FF2_XMIT2	AM6	MGTHTXN1_C
pV_FF2_REC0V1	AL4	MGTHRXN2_C
nV_FF2_REC0V1	AL3	MGTHRXN2_C
pV_FF2_XMIT1	AL9	MGTHTXN2_C
nV_FF2_XMIT1	AL8	MGTHTXN2_C
pV_FF2_REC0V0	AK2	MGTHRXN3_C
nV_FF2_REC0V0	AK1	MGTHRXN3_C
pV_FF2_XMIT0	AK7	MGTHTXN3_C
nV_FF2_XMIT0	AK6	MGTHTXN3_C




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

8.03: VU7P QUAD C FIREFLY X4 #2

Size Document Number
6089-103

Date: Tuesday, February 26, 2019 Sheet 62 of 74

Rev
A

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "D" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

D GTY QUAD 227

ac_pV_CLK0_CHAN1 PG 16
ac_nV_CLK0_CHAN1 PG 16

ac_pV_CLK1_CHAN1 PG 12
ac_nV_CLK1_CHAN1 PG 12

AH11 MGTREFCLK0P_D
AH10 MGTREFCLK0N_D

AF11 MGTREFCLK1P_D
AF10 MGTREFCLK1N_D

pV_FF3_REC0V3 AJ4 MGTHRX0P_D
nV_FF3_REC0V3 AJ3 MGTHRX0N_D

pV_FF3_XMIT3 AJ9 MGHTXP0P_D
nV_FF3_XMIT3 AJ8 MGHTXP0N_D

pV_FF3_REC0V2 AH2 MGTHRX1P_D
nV_FF3_REC0V2 AH1 MGTHRX1N_D


pV_FF3_XMIT2 AH7 MGHTXP1P_D
nV_FF3_XMIT2 AH6 MGHTXP1N_D

pV_FF3_REC0V1 AG4 MGTHRX2P_D
nV_FF3_REC0V1 AG3 MGTHRX2N_D

pV_FF3_XMIT1 AG9 MGHTXP2P_D
nV_FF3_XMIT1 AG8 MGHTXP2N_D

pV_FF3_REC0V0 AF2 MGTHRX3P_D
nV_FF3_REC0V0 AF1 MGTHRX3N_D

pV_FF3_XMIT0 AF7 MGHTXP3P_D
nV_FF3_XMIT0 AF6 MGHTXP3N_D




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title 8.04: VU7P QUAD D FIREFLY X4 #3

Size Document Number 6089-103 Rev A

Date: Tuesday, February 26, 2019 Sheet 63 of 74


UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U66-37
E GTY QUAD 228

QUAD "E" IS CLOCKED FROM QUAD "D"

AD11	FPGA_VU7P_B2104
AD10	MGTREFCLK0P_E
AD10	MGTREFCLK0N_E
AB11	MGTREFCLK1P_E
AB10	MGTREFCLK1N_E

pV_FF4_REC0V3	AE4	MGTHRX0_E
nV_FF4_REC0V3	AE3	MGTHRX0_E
pV_FF4_XMIT3	AE9	MGHTXP0_E
nV_FF4_XMIT3	AE8	MGHTXP0_E
pV_FF4_REC0V2	AD2	MGTHRX1_E
nV_FF4_REC0V2	AD1	MGTHRX1_E
pV_FF4_XMIT2	AD7	MGHTXP1_E
nV_FF4_XMIT2	AD6	MGHTXP1_E
pV_FF4_REC0V1	AC4	MGTHRX2_E
nV_FF4_REC0V1	AC3	MGTHRX2_E
pV_FF4_XMIT1	AC9	MGHTXP2_E
nV_FF4_XMIT1	AC8	MGHTXP2_E
pV_FF4_REC0V0	AB2	MGTHRX3_E
nV_FF4_REC0V0	AB1	MGTHRX3_E
pV_FF4_XMIT0	AB7	MGHTXP3_E
nV_FF4_XMIT0	AB6	MGHTXP3_E




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.



THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
8.05: VU7P QUAD E FIREFLY X4 #4

Size Document Number
6089-103

Date: Tuesday, February 26, 2019 Sheet 64 of 74

Rev
A

UNUSED CLOCK INPUTS
ARE LEFT OPEN.


U66-38 FPGA_VU7P_B2104
F GTY QUAD 229

QUAD "F" IS CLOCKED FROM QUAD "G"

Y11
X Y10
X Y10
V11
X V10
X

MGTRFCLK0P_F
MGTRFCLK0N_F
MGTRFCLK1P_F
MGTRFCLK1N_F

pV_FF5_REC0V3	AA4	MGTHRX0P_F
nV_FF5_REC0V3	AA3	MGTHRX0N_F
pV_FF5_XMIT3	AA9	MGHTXP0P_F
nV_FF5_XMIT3	AA8	MGHTXP0N_F
pV_FF5_REC0V2	Y2	MGTHRX1P_F
nV_FF5_REC0V2	Y1	MGTHRX1N_F
pV_FF5_XMIT2	Y7	MGHTXP1P_F
nV_FF5_XMIT2	Y6	MGHTXP1N_F
pV_FF5_REC0V1	W4	MGTHRX2P_F
nV_FF5_REC0V1	W3	MGTHRX2N_F
pV_FF5_XMIT1	W9	MGHTXP2P_F
nV_FF5_XMIT1	W8	MGHTXP2N_F
pV_FF5_REC0V0	V2	MGTHRX3P_F
nV_FF5_REC0V0	V1	MGTHRX3N_F
pV_FF5_XMIT0	V7	MGHTXP3P_F
nV_FF5_XMIT0	V6	MGHTXP3N_F




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
8.06: VU7P QUAD F FIREFLY X4 #5

Size Document Number
6089-103

Date: Tuesday, February 26, 2019 Sheet 65 of 74 Rev A

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "G" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-39

G GTY QUAD 230

FPGA_VU7P_B2104
MGTRREFCLK0P_G
MGTRREFCLK0N_G

MGTRREFCLK1P_G
MGTRREFCLK1N_G

pV_FF6_RECV3 U4
nV_FF6_RECV3 U3
MGTHRX0_G
MGTHRX0_G

pV_FF6_XMIT3 U9
nV_FF6_XMIT3 U8
MGHTX0_G
MGHTX0_G

pV_FF6_RECV2 T2
nV_FF6_RECV2 T1
MGTHRX1_G
MGTHRX1_G

pV_FF6_XMIT2 T7
nV_FF6_XMIT2 T6
MGHTX1P_G
MGHTX1N_G


pV_FF6_RECV1 R4
nV_FF6_RECV1 R3
MGTHRX2_G
MGTHRX2_G

pV_FF6_XMIT1 R9
nV_FF6_XMIT1 R8
MGHTX2P_G
MGHTX2N_G

pV_FF6_RECV0 P2
nV_FF6_RECV0 P1
MGTHRX3_G
MGTHRX3_G

pV_FF6_XMIT0 P7
nV_FF6_XMIT0 P6
MGHTX3P_G
MGHTX3N_G

ac_pV_CLK0_CHAN2 PG 16
ac_nV_CLK0_CHAN2 PG 16
ac_pV_CLK1_CHAN2 PG 12
ac_nV_CLK1_CHAN2 PG 12




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

8.07: VU7P QUAD G FIREFLY X4 #6

Size Document Number
6089-103

Date: Tuesday, February 26, 2019 Sheet 66 of 74

Rev
A

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUADS "H" AND "J" ARE CLOCKED FROM QUAD "I"

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-40
H GTY QUAD 231

M11
M10
K11
K10
FPGA_VU7P_B2104
MGTRFCLK0P_H
MGTRFCLK0N_H
MGTRFCLK1P_H
MGTRFCLK1N_H

pV_FF11_RECV0_N4
nV_FF11_RECV0_N3
pV_FF11_XMIT0_N9
nV_FF11_XMIT0_N8
pV_FF11_RECV1_M2
nV_FF11_RECV1_M1
pV_FF11_XMIT1_M7
nV_FF11_XMIT1_M6
pV_FF11_RECV2_L4
nV_FF11_RECV2_L3
pV_FF11_XMIT2_L9
nV_FF11_XMIT2_L8
pV_FF11_RECV3_K2
nV_FF11_RECV3_K1
pV_FF11_XMIT3_K7
nV_FF11_XMIT3_K6
MGTHRX_P0_H
MGTHRX_N0_H
MGHTXP0_H
MGHTXN0_H
MGTHRX_P1_H
MGTHRX_N1_H
MGHTXP1_H
MGHTXN1_H
MGTHRX_P2_H
MGHTXP2_H
MGHTXN2_H
MGTHRX_P3_H
MGHTXP3_H
MGHTXN3_H

U66-41
GTY QUAD 232

H11
H10
F11
F10
MGTRFCLK0P_I
MGTRFCLK0N_I
MGTRFCLK1P_I
MGTRFCLK1N_I

pV_FF11_RECV4_J4
nV_FF11_RECV4_J3
pV_FF11_XMIT4_J9
nV_FF11_XMIT4_J8
pV_FF11_RECV5_H2
nV_FF11_RECV5_H1
pV_FF11_XMIT5_H7
nV_FF11_XMIT5_H6
pV_FF11_RECV6_G4
nV_FF11_RECV6_G3
pV_FF11_XMIT6_G9
nV_FF11_XMIT6_G8
pV_FF11_RECV7_F2
nV_FF11_RECV7_F1
pV_FF11_XMIT7_F7
nV_FF11_XMIT7_F6
MGTHRX_P0_I
MGTHRX_N0_I
MGHTXP0_I
MGHTXN0_I
MGTHRX_P1_I
MGTHRX_N1_I
MGHTXP1_I
MGHTXN1_I
MGTHRX_P2_I
MGTHRX_N2_I
MGHTXP2_I
MGHTXN2_I
MGTHRX_P3_I
MGHTXP3_I
MGHTXN3_I


FPGA_VU7P_B2104

U66-42
J GTY QUAD 233


D11
D10
B11
B10
MGTRFCLK0P_J
MGTRFCLK0N_J
MGTRFCLK1P_J
MGTRFCLK1N_J

pV_FF11_RECV8_E4
nV_FF11_RECV8_E3
pV_FF11_XMIT8_E9
nV_FF11_XMIT8_E8
pV_FF11_RECV9_D2
nV_FF11_RECV9_D1
pV_FF11_XMIT9_D7
nV_FF11_XMIT9_D6
pV_FF11_RECV10_C4
nV_FF11_RECV10_C3
pV_FF11_XMIT10_C9
nV_FF11_XMIT10_C8
pV_FF11_RECV11_A5
nV_FF11_RECV11_A4
pV_FF11_XMIT11_A9
nV_FF11_XMIT11_A8
MGTHRX_P0_J
MGTHRX_N0_J
MGHTXP0_J
MGHTXN0_J
MGTHRX_P1_J
MGTHRX_N1_J
MGHTXP1_J
MGHTXN1_J
MGTHRX_P2_J
MGHTXP2_J
MGHTXN2_J
MGTHRX_P3_J
MGHTXP3_J
MGHTXN3_J

FPGA_VU7P_B2104



ON THE "X12" FIREFLY DEVICES AT 14G, PIN 9 IS RESERVED. ON THE "X4" FIREFLY DEVICES AT 28G, PIN 9 IS A 1.8 VOLT POWER PIN. THIS DESIGN PROVIDES FILTERING FOR PIN 9. IF IT CAUSES PROBLEMS ON THE "X12" 14G DEVICES, THE PARTS CAN BE OMITTED FROM THE BUILD.



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RCV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
8.08: VU7P QUADS HIJ FIREFLY X12 #11

Size
6089-103

Date: Tuesday, February 26, 2019 Sheet 67 of 74


THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS UNUSED, SINCE THE UTILITY FUNCTIONS ARE INDEPENDENT OF THE LHC CLOCK.

THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "K" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.



THE "C2Cn_V_TO_K" AND "C2Cn_K_TO_V" SIGNALS ARE ROUTED DIRECTLY ON THE PCB. IF ADDITIONAL CHANNELS ARE NEEDED BETWEEN THE TWO FPGAS, USER A FIREFLY LINK.

THE DIRECT SIGNALS ARE AC-COUPLED. SUBSTITUTE A ZERO-OHM RESISTOR IN PLACE OF THE COUPLING CAPACITOR FOR DC-COUPLING.

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "L" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-25
GTY QUAD 126

AV38
AV39
AU36
AU37

pV_FF7_RECV0 AU45
nV_FF7_RECV0 AU46

pV_FF7_XMIT0 AU40
nV_FF7_XMIT0 AU41

pV_FF7_RECV1 AT43
nV_FF7_RECV1 AT44

pV_FF7_XMIT1 AT38
nV_FF7_XMIT1 AT39

pV_FF7_RECV2 AR45
nV_FF7_RECV2 AR46


pV_FF7_XMIT2 AR40
nV_FF7_XMIT2 AR41

pV_FF7_RECV3 AP43
nV_FF7_RECV3 AP44

pV_FF7_XMIT3 AP38
nV_FF7_XMIT3 AP39

FPGA_VU7P_B2104

ac_pV_CLK0_CHAN4 PG 16
ac_nV_CLK0_CHAN4 PG 16
ac_pV_CLK1_CHAN4 PG 12
ac_nV_CLK1_CHAN4 PG 12




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
8.10: VU7P QUAD L FIREFLY X4 #7

Size Document Number
6089-103

Date: Tuesday, February 26, 2019 Sheet 69 of 74

Rev
A

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U66-26
M GTY QUAD 127

AR36
AR37
AN36
AN37


MGTREFCLK0P_M
MGTREFCLK0N_M
MGTREFCLK1P_M
MGTREFCLK1N_M

pV_FF8_RECV0 AN45
nV_FF8_RECV0 AN46
pV_FF8_XMIT0 AN40
nV_FF8_XMIT0 AN41
pV_FF8_RECV1 AM43
nV_FF8_RECV1 AM44
pV_FF8_XMIT1 AM38
nV_FF8_XMIT1 AM39
pV_FF8_RECV2 AL45
nV_FF8_RECV2 AL46
pV_FF8_XMIT2 AL40
nV_FF8_XMIT2 AL41
pV_FF8_RECV3 AK43
nV_FF8_RECV3 AK44
pV_FF8_XMIT3 AK38
nV_FF8_XMIT3 AK39

MGTYRXP0_M
MGTYRXN0_M
MGTYTXP0_M
MGTYTXN0_M
MGTYRXP1_M
MGTYRXN1_M
MGTYTXP1_M
MGTYTXN1_M
MGTYRXP2_M
MGTYRXN2_M
MGTYTXP2_M
MGTYTXN2_M
MGTYRXP3_M
MGTYRXN3_M
MGTYTXP3_M
MGTYTXN3_M

FPGA_VU7P_B2104

QUAD "M" IS CLOCKED FROM EITHER QUAD "L" OR "N"




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

8.11: VU7P QUAD M FIREFLY X4 #8

Size Document Number Rev
6089-103 A

Date: Tuesday, February 26, 2019 Sheet 70 of 74

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "N" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-27

N GTY QUAD 128

AL36
AL37
AJ36
AJ37

MGTYRX0P_N
MGTYRXN0_N

MGTYTX0P_N
MGTYTXN0_N

MGTYRX1P_N
MGTYRXN1_N

MGTYTX1P_N
MGTYTXN1_N

MGTYRX2P_N
MGTYRXN2_N


MGTYTX2P_N
MGTYTXN2_N

MGTYRX3P_N
MGTYRXN3_N

MGTYTX3P_N
MGTYTXN3_N

FPGA_VU7P_B2104

ac_pV_CLK0_CHAN5
PG 16
ac_nV_CLK0_CHAN5
PG 16
ac_pV_CLK1_CHAN5
PG 12
ac_nV_CLK1_CHAN5
PG 12




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

8.12: VU7P QUAD N FIREFLY X4 #9

Size Document Number Rev
6089-103 A
Date: Tuesday, February 26, 2019 Sheet 71 of 74



ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title

8.13: VU7P QUAD O UNUSED

Size

Document Number

Rev

6089-103

A

Date:

Tuesday, February 26, 2019

Sheet

72

of

74

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "P" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-29

P GTY QUAD 130

AC36
AC37
AA36
AA37

MGTYRXP0_P
MGTYRXN0_P

MGTYTXP0_P
MGTYTXN0_P

MGTYRXP1_P
MGTYRXN1_P

MGTYTXP1_P
MGTYTXN1_P

MGTYRXP2_P
MGTYRXN2_P


MGTYTXP2_P
MGTYTXN2_P

MGTYRXP3_P
MGTYRXN3_P

MGTYTXP3_P
MGTYTXN3_P

FPGA_VU7P_B2104

ac_pV_CLK0_CHAN6
PG 16
ac_nV_CLK0_CHAN6
PG 16
ac_pV_CLK1_CHAN6
PG 12
ac_nV_CLK1_CHAN6
PG 12




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

8.14: VU7P QUAD P FIREFLY X4 #10

Size
6089-103

Date: Tuesday, February 26, 2019 Sheet 73 of 74

Rev
A

