




THESE SHAPES DEFINE HOLES AND KEEPOUT AREAS FOR THE SPLICE PLATES.




THESE HOLES ARE FOR MOUNTING THE FIREFLY HEATSINKS




THESE HOLES ARE FOR MOUNTING THE TOP COVER




THESE HOLES ARE FOR MOUNTING THE BOTTOM COVER





THESE SHAPES DEFINE MECHANICAL OBJECTS THAT SHOULD BE IN THE BILL OF MATERIALS.



- M1 KU15P HEATSINK
- M23 HEATSINK PLATE
- M3 M3 STANDOFF
- M4 M3 STANDOFF
- M5 M3 STANDOFF
- M6 M3 STANDOFF
- M7 M3 STANDOFF
- M8 M3 STANDOFF
- M2 VU7P HEATSINK
- M24 HEATSINK PLATE
- M9 M3 STANDOFF
- M10 M3 STANDOFF
- M11 M3 STANDOFF
- M12 M3 STANDOFF
- M13 M3 STANDOFF
- M14 M3 STANDOFF
- M15 FIREFLY HEATSINK (LEFT SIDE)
- M16 M2.5 STANDOFF
- M17 M2.5 STANDOFF
- M18 M2.5 STANDOFF
- M19 FIREFLY HEATSINK (RIGHT SIDE)
- M20 M2.5 STANDOFF
- M21 M2.5 STANDOFF
- M22 M2.5 STANDOFF




Bench Top Power Inlet




ET60T-D02-3-08-000

THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIe OR AXI-C2C. PADS ARE PROVIDED FOR EITHER AC COUPLING CAPACITORS OR DC ZERO OHM RESISTORS.




AC COUPLED SIGNALS
bc = BEFORE CAPACITOR
ac = AFTER CAPACITOR

VU7P AND BACKPLANE CLOCK SIGNALS ONLY




ERM8-013-01-L-D-RA-DS


THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIe OR AXI-C2C. PADS ARE PROVIDED FOR EITHER AC COUPLING CAPACITORS OR DC ZERO OHM RESISTORS.



KU15P SIGNALS ONLY




ERM8-013-01-L-D-RA-DS



THIS DESIGN USED THE 16 MHZ INTERNAL OSCILLATOR "PIOSC".


AS PER TABLE 25.7 OF THE TM4C1290 MANUAL, THE UNUSED "OSC0" AND "XOSC0" PINS GET TIED TO GND. "OSC1" AND "XOSC1" ARE NC.



THIS CONNECTOR IS FOR A STANDALONE USB-TO-UART CABLE. SEE DIGIKEY 768-1015 (FTDI TTL-232R-3V3). THE FACTORY CONNECTOR NEEDS TO BE REPLACED WITH A 6-PIN 2MM PLUG.



THE ACTIVE-LO "/RESET" INPUT WILL BE ASSERTED WHEN ANY OF THE FOLLOWING ARE TRUE:
1) POWER HAS JUST BEEN APPLIED
2) THE FRONT-PANEL RESET SWITCH HAS BEEN ACTIVATED
3) THE SERVICE BLADE IS ATTACHED AND IS HOLDING "BLADE_POWER_EN" LO.

IF THE SERVICE BLADE IS NOT ATTACHED, THE PULLUP RESISTOR ON "BLADE_POWER_EN" WILL ASSERT THAT SIGNAL AND ALLOW THE BOARD TO POWER UP.




FRONT PANEL RESET

IF THE CAPACITOR IS OMITTED, THE DURATION OF THE RESET SIGNAL WILL BE 20 MSEC. A CAPACITOR WILL ALLOW A RESET DURATION BETWEEN 1.25 MSEC AND 10 SEC.




THE VALUE OF "VREF+" SETS THE VOLTAGE THAT WILL CORRESPOND TO THE ADC FULL SCALE VALUE OF 4095. THE MINIMUM VOLTAGE IS 2.4 VOLTS. THIS DESIGN USES 2.5 VOLTS.



AS PER TABLE 26.15 OF THE TM4C1290 MANUAL, THE "VDDC" PINS GET TIED TOGETHER AND CONNECTED TO A CAPACITOR BETWEEN 2.5 UF AND 4 UF WITH LESS THAN 100 MILLIOHMS SERIES RESISTANCE..

AS PER TABLE 25.7 OF THE TM4C1290 MANUAL, THE UNUSED "VBAT" PIN GET TIED TO VDD.



DO WE NEED TO ADD A BUFFER TO GET AN LHC-BASED CLOCK INTO THE FPGA LOGIC SECTION? WILL USING THE "TXOUTCLK" FROM A GTH/GTY BLOCK BE ADEQUATE?



AC COUPLED LVDS

bc = BEFORE CAPACITOR

ac = AFTER CAPACITOR

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.




ATCA FPGA BOARD, KU15P AND VU7P, MK1			
Title			
2.06: LHC CLOCKING			
Size	Document Number		Rev
	6089-103		A
Date:	Tuesday, February 26, 2019	Sheet	12 of 74




SI5340 I2C ADDRESS:
READ OR WRITE
1 1 1 0 1 A1 A0
RANGE: 0X74 TO 0X77




INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.




THIS CIRCUIT ON THIS PAGE IS FOR USE IN THE PROTOTYPE ONLY. IT ALLOWS US TO FEED LEGACY TTC SIGNALS INTO THE SYSTEM.







THESE CLOCKS DRIVE THE KU15P MGT QUADS USED FOR UTILITY FUNCTIONS, LIKE PCIe. THEY ALSO PROVIDE A CLOCK TO THE LOGIC FABRIC.




THESE CLOCKS DRIVE THE FIREFLY "GTY1" TRANSCEIVERS ON THE RIGHT SIDE OF THE VU7P.




THESE CLOCKS DRIVE THE FIREFLY "GTY2" TRANSCEIVERS ON THE LEFT SIDE OF THE VU7P.




THESE CLOCKS DRIVE THE VU7P MGT QUADS USED FOR UTILITY FUNCTIONS, LIKE PCIe. THEY ALSO PROVIDE A CLOCK TO THE LOGIC FABRIC.



KU15P DIP SWITCH




VU7P DIP SWITCH







TM4C ACTIVE LED

THE "TM4C_ACTIVE" SIGNAL WILL BE ASSERTED WHEN BOTH THE 3.3V AND 1.8V MANAGEMENT SUPPLIES ARE GOOD, THE "ENABLE" SIGNAL FROM THE SERVICE BLADE IS HIGH, AND THE "RESET" SWITCH IS NOT ACTIVATED.





POWER OK LED


THE "BLADE_POWER_OK" SIGNAL WILL BE ASSERTED WHEN THE TM4C HAS FINISHED TURNING ON ALL FPGA POWER SUPPLIES, AND THEY ARE ALL GOOD.




UTILITY CONNECTIONS BETWEEN THE TM4C CONTROLLER AND THE FPGAS. THE LEVEL TRANSLATORS ARE UNI-DIRECTIONAL.




TM4C CONTROLLER LED






KU15P LED





VU7P LED





THE "ON/OFF" INPUTS ON THE IND072 POWER MODULES MUST BE LOW FOR THE MODULES TO OPERATE. THE FET DRIVER WILL PULL THE "ON/OFF" INPUTS LOW WHENEVER THE INPUT TO THE DRIVER IS HIGH. A VOLTAGE DIVIDER KEEPS THE "ON/OFF" INPUT HIGH UNLESS IT IS ACTIVELY PULLED LOW.






THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.

THE POWER_GOOD "PG" SIGNALS ARE, BY DEFAULT, PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS.

IF THE DRIVERS ARE LEFT IN THEIR DEFAULT STATE, OMIT THE PULLUP RESISTORS AND FORM A VOLTAGE DIVIDER WITH THE SERIES RESISTOR AND THE RESISTOR TO GND.

IF THE LGA80D IS REPROGRAMMED, BEFORE BEING ENABLED, FOR AN OPEN-DRAIN OUTPUT, THEN OMIT THE RESISTOR TO GND, INSERT THE PULLUP RESISTOR, AND MAKE THE SERIES RESISTOR BE A ZERO-OHM JUMPER.


THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.



PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.

ATCA FPGA BOARD, KU15P AND VU7P, MK1			
Title			
3.02: POWER GLOBAL 3.3V AND 1.8V			
Size	Document Number		Rev
	6089-103		A
Date:	Tuesday, February 26, 2019	Sheet	19 of 74



PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR


PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.


ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
3.03: POWER SOURCE KU15P INTERNAL

Size Document Number
6089-103 Rev
A

Date: Tuesday, February 26, 2019 Sheet 20 of 74





PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR


PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
3.05: POWER SOURCE VU7P INTERNAL

Size Document Number
6089-103 Rev
A

Date: Tuesday, February 26, 2019 Sheet 22 of 74



THE "ON/OFF" INPUTS ON THE IND072 POWER MODULES MUST BE LOW FOR THE MODULES TO OPERATE. THE FET DRIVER WILL PULL THE "ON/OFF" INPUTS LOW WHENEVER THE INPUT TO THE DRIVER IS HIGH. THE VOLTAGE DIVIDER KEEPS THE "ON/OFF" INPUT HIGH UNLESS IT IS ACTIVELY PULLED LOW.

PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR


PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.


THE IND072 REGULATORS HAVE A TUNABLE LOOP THAT SHOULD BE ADJUSTED FOR THE AMOUNT OF CAPACITANCE THAT IS ON THE OUTPUT. REFER TO THE APP NOTE FOR SUGGESTED VALUES.

THE ON/OFF PIN NEEDS TO BE HELD AT A LOW LOGIC LEVEL TO TURN THE MODULE ON.

THE "PGOOD" SIGNAL WILL BE PULLED LOW IF THE OUTPUT VOLTAGE IS OUTSIDE OF 10% OF THE SETPOINT VALUE.

ATCA FPGA BOARD, KU15P AND VU7P, MK1			
Title			
3.06: POWER SOURCE VU7P MGT XCVR			
Size	Document Number		Rev
	6089-103		A
Date:	Tuesday, February 26, 2019		Sheet 23 of 74





MULTIPLE I2C GROUPS ARE PROVIDED IN ORDER TO SIMPLIFY PROGRAMMING THE CONTROLLER. EACH GROUP OF I2C SLAVES IS LOGICALLY RELATED AND CAN BE CONTROLLED BY ITS OWN TASK.


HEADERS ARE PROVIDED TO SUPPORT DRIVING ANY I2C BUS WITH A STAND-ALONE USB-TO-I2C CONTROLLER.

NORMALLY, JUMPERS WILL CONNECT THE ON-BOARD "SCL", "SDA", AND "/RESET" SIGNALS STRAIGHT THROUGH THE HEADERS.

TO CONNECT THE STAND-ALONE CONTROLLER, PULL THE JUMPERS FROM THE HEADER AND CONNECT THE CONTROLLER'S SIGNALS TO PINS 2, 4, AND 6, AND CONNECT GND TO PIN 8.

CONFIGURE THE "SPI MISO" PIN ON THE AARDVARK CONTROLLER AS A "GPIO OUTPUT" TO CONTROL THE "RESET" SIGNAL.


THIS LAYOUT ASSUMES THAT THE STAND-ALONE CONTROLLER PROVIDES PULL-UP RESISTORS ON THE I2C SIGNALS.




TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.






TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

A2	A1	A0	I2C BUS SLAVE ADDRESS
L	L	L	112 (decimal), 70 (hexadecimal)
L	L	H	113 (decimal), 71 (hexadecimal)
L	H	L	114 (decimal), 72 (hexadecimal)
L	H	H	115 (decimal), 73 (hexadecimal)
H	L	L	116 (decimal), 74 (hexadecimal)
H	L	H	117 (decimal), 75 (hexadecimal)
H	H	L	118 (decimal), 76 (hexadecimal)
H	H	H	119 (decimal), 77 (hexadecimal)

ATCA FPGA BOARD, KU15P AND VU7P, MK1		
Title		
4.04: I2C FPGA SYSMON		
Size	Document Number	Rev
	6089-103	A
Date:	Wednesday, February 27, 2019	Sheet 28 of 74



TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77






INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.


OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

TCA9555 I2C ADDRESS:
READ OR WRITE
0 1 0 0 A2 A1 A0
RANGE: 0X20 TO 0X27

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.
RANGE: 0X30 TO 0X37






MUST BE TIED TO "VCCINT" OR "GND".
DO NOT CONNECT TO "VCCO_0".
CONNECT TO "GND" FOR STANDARD
POR DELAY.

THIS PIN MUST BE TIED TO "GND".


CONNECTING THIS PIN TO "GND" ENABLES
PULLUPS ON ALL I/O PINS DURING
CONFIGURATION. THE PULLUPS ARE ABOUT
15K AT 1.8 VOLTS. IF A PULLDOWN IS
REQUIRED, IT MUST BE SMALLER THAN 4K TO
DROP THE VOLTAGE BELOW 0.4 VOLTS. THIS
PIN MUST NOT FLOAT.

M[2:0] MODE
000 Master serial
001 Master SPI
010 Master BPI
100 Master SelectMAP
101 JTAG only
110 Slave SelectMAP
111 Slave Serial

THIS SWITCH ON BIT "M2"
ALLOW A CHOICE OF EITHER
"MASTER SPI" OR "JTAG ONLY".






PULLUPS/PULLDOWNS ON THE
BOOT MODE CONFIGURATION
INPUTS MUST BE 1K OR LESS.




QUAD SPI CONFIG FLASH

CONFIGURATION BITSTREAM LENGTHS
KU15P 290,744,896
VU7P 427,519,232
VU9P 641,272,864





ATCA FPGA BOARD, KU15P AND VU7P, MK1			
Title 5.05: KU15P BANK 65			
Size	Document Number 6089-103	Rev A	
Date:	Tuesday, February 26, 2019	Sheet	35 of 74



THE UTILITY CLOCK MUST CONNECT TO CLOCK-CAPABLE PINS.

THE "KV_SPARE" SIGNALS ARE INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS BETWEEN THE TWO FPGAS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "KV_SPARE6" SIGNAL IS CONNECTED TO CLOCK INPUT PINS ON THE KU15P.


K_DIP_SW_1 PG 17
K_DIP_SW_2 PG 17



K_LED_RED PG 17

K_LED_BLUE PG 17

K_LED_GREEN PG 17

GND (via R99, 240, 0402)








THIS CONNECTOR IS LOCATED ON THE BOTTOM OF THE BOARD. IF THE SITE IS POPULATED, THE CONNECTOR HEIGHT WILL EXCEED THE ATCA DIMENSIONS.


THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "K_TEST_CONN_2" SIGNAL IS CONNECTED TO GLOBAL CLOCK RESOURCES.










CONNECTING THIS PIN TO "GND" ENABLES PULLUPS ON ALL I/O PINS DURING CONFIGURATION. THE PULLUPS ARE ABOUT 15K AT 1.8 VOLTS. IF A PULLDOWN IS REQUIRED, IT MUST BE SMALLER THAN 4K TO DROP THE VOLTAGE BELOW 0.4 VOLTS. THIS PIN MUST NOT FLOAT.

M[2:0]	MODE
000	Master serial
001	Master SPI
010	Master BPI
100	Master SelectMAP
101	JTAG only
110	Slave SelectMAP
111	Slave Serial



THIS SWITCH ON BIT "M2"
ALLOW A CHOICE OF EITHER
"MASTER SPI" OR "JTAG ONLY".

PULLUPS/PULLDOWNS ON THE BOOT MODE CONFIGURATION INPUTS MUST BE 1K OR LESS.

THIS DESIGN DOES NOT USE ENCRYPTION, SO
"VBATT" CAN BE TIED TO "GND"




CONFIGURATION BITSTREAM LENGTHS
KU15P 290,744,896
VU7P 427,519,232
VU9P 641,272,864




VU7P DONE LED

THE PULLUP RESISTOR IN PARALLEL WITH THE LED ENSURES THAT, WHEN THE FET IS OFF, THE "/V_FPGA_DONE" SIGNAL IS AT A HIGH LEVEL FOR FEEDING THE TM4C CONTROLLER.



BANK 65 CONTAINS MANY DUAL-FUNCTION PINS THAT CAN BE USED DURING CONFIGURATION. THOSE PINS WILL BE MARKED AS "NO CONNECT" AND SHOULD NOT BE USED FOR NORMAL LOGIC.



THE UTILITY CLOCK MUST
CONNECT TO
CLOCK-CAPABLE PINS.

ac_nV_UTIL_CLK_CHAN2

PG 16

ac_pV_UTIL_CLK_CHAN2

PG 16

nKV_SPARE0

PG 37

pKV_SPARE0

PG 37

nKV_SPARE2

PG 37

pKV_SPARE2

PG 37

nKV_SPARE5

PG 37

pKV_SPARE5

PG 37

nKV_SPARE4

PG 37

pKV_SPARE4

PG 37

nKV_SPARE8

PG 37

pKV_SPARE8

PG 37

nKV_SPARE9

PG 37

pKV_SPARE9

PG 37

nV_TTS_OUT

PG 14

pV_TTS_OUT

PG 14

nV_CDR_DATA

PG 14

pV_CDR_DATA

PG 14

ac_nV_TTC_CLK40

PG 14

ac_pV_TTC_CLK40

PG 14

nKV_SPARE11

PG 37

pKV_SPARE11

PG 37

nKV_SPARE12

PG 37

pKV_SPARE12

PG 37

nKV_SPARE7

PG 37

pKV_SPARE7

PG 37

nKV_SPARE3

PG 37

pKV_SPARE3

PG 37

nKV_SPARE1

PG 37

pKV_SPARE1

PG 37

nKV_SPARE10

PG 37

pKV_SPARE10

PG 37

nKV_SPARE6

PG 37

pKV_SPARE6

PG 37

GND

VU7P_TO_TM4C_0

PG 17

VU7P_FROM_TM4C_0

PG 17

U66-10

IO_L10N_T1U_N7_QBC_AD4N_

IO_L10P_T1U_N6_QBC_AD4P_

IO_L11N_T1U_N9_GC_45

IO_L11P_T1U_N8_GC_45

IO_L12N_T1U_N11_GC_45

IO_L12P_T1U_N10_GC_45

IO_L13N_T2L_N1_GC_QBC_45

IO_L13P_T2L_N0_GC_QBC_45

IO_L14N_T2L_N3_GC_45

IO_L14P_T2L_N2_GC_45

IO_L15N_T2L_N5_AD11N_45

IO_L15P_T2L_N4_AD11P_45

IO_L16N_T2U_N7_QBC_AD3N_

IO_L16P_T2U_N6_QBC_AD3P_

IO_L17N_T2U_N9_AD10N_45

IO_L17P_T2U_N8_AD10P_45

IO_L18N_T2U_N11_AD2N_45

IO_L18P_T2U_N10_AD2P_45

IO_L19N_T3L_N1_DBC_AD9N_

IO_L19P_T3L_N0_DBC_AD9P_

IO_L1N_T0L_N1_DBC_45

IO_L1P_T0L_N0_DBC_45

IO_L20N_T3L_N3_AD1N_45

IO_L20P_T3L_N2_AD1P_45

IO_L21N_T3L_N5_AD8N_45

IO_L21P_T3L_N4_AD8P_45

IO_L22N_T3U_N7_DBC_AD0N_

IO_L22P_T3U_N6_DBC_AD0P_

IO_L23N_T3U_N9_45

IO_L23P_T3U_N8_45

IO_L24N_T3U_N11_45

IO_L24P_T3U_N10_45

IO_L2N_T0L_N3_45

IO_L2P_T0L_N2_45

IO_L3N_T0L_N5_AD15N_45

IO_L3P_T0L_N4_AD15P_45

IO_L4N_T0U_N7_DBC_AD7N_4

IO_L4P_T0U_N6_DBC_AD7P_4

IO_L5N_T0U_N9_AD14N_45

IO_L5P_T0U_N8_AD14P_45

IO_L6N_T0U_N11_AD6N_45

IO_L6P_T0U_N10_AD6P_45

IO_L7N_T1L_N1_QBC_AD13N_

IO_L7P_T1L_N0_QBC_AD13P_

IO_L8N_T1L_N3_AD5N_45

IO_L8P_T1L_N2_AD5P_45

IO_L9N_T1L_N5_AD12N_45

IO_L9P_T1L_N4_AD12P_45

IO_T0U_N12_VRP_45

IO_T1U_N12_45

IO_T2U_N12_45

IO_T3U_N12_45

BC37

BB37

BC36

BB36

BB35

BA35

BB34

BA34

AY36

AY35

BA33

AY33

AW36

AW35

AW34

AV34

AW33

AV33

AT34

AT33

BF40

BF39

AR33

AP33

AP34

AN34

AN33

AN32

AM32

AL32

AM34

AL34

BF38

BE38

BF37

BE37

BE40

BD40

BD39

BC39

BC38

BB38

BD34

BC34

BE35

BD35

BE36

BD36

BD38

BF35

AU34

AL33

FPGA_VU7P_B2104

THESE CLOCK SIGNALS CONNECT TO
ONE SIDE OF THE "SLR" BOUNDARY.

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16

ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16



ac_nV_UTIL_CLK_CHAN3

PG 16

ac_pV_UTIL_CLK_CHAN3

PG 16


ac_nV_UTIL_CLK_CHAN3




THIS CONNECTOR IS LOCATED ON THE BOTTOM OF THE BOARD. IF THE SITE IS POPULATED, THE CONNECTOR HEIGHT WILL EXCEED THE ATCA DIMENSIONS.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "V_TEST_CONN_5" SIGNAL IS CONNECTED TO GLOBAL CLOCK RESOURCES.





THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUADS "B" AND "D" ARE CLOCKED FROM QUAD "C"

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U65-34

B KU15P
GTH_QUAD_225

AJ12
XAJ11
AH10
XAH9

pK_FF3_RECV0	AW4	MGTHRXPO_B
nK_FF3_RECV0	AW3	MGTHRXNO_B
pK_FF3_XMIT0	AT10	MGHTXP0_B
nK_FF3_XMIT0	AT9	MGHTXNO_B
pK_FF3_RECV1	AV2	MGTHRXPI_B
nK_FF3_RECV1	AV1	MGTHRXNI_B
pK_FF3_XMIT1	AT6	MGHTXP1_B
nK_FF3_XMIT1	AT5	MGHTXN1_B
pK_FF3_RECV2	AU4	MGTHRX2_B
nK_FF3_RECV2	AU3	MGTHRXN2_B
pK_FF3_XMIT2	AR8	MGHTXP2_B
nK_FF3_XMIT2	AR7	MGHTXN2_B
pK_FF3_RECV3	AT2	MGTHRX3_B
nK_FF3_RECV3	AT1	MGTHRXN3_B
pK_FF3_XMIT3	AP10	MGHTXP3_B
nK_FF3_XMIT3	AP9	MGHTXN3_B

FPGA_KU15P_A1760

U65-35

C KU15P
GTH_QUAD_226

AG12
XAG11
AF10
XAF9

pK_FF3_RECV4	AR4	MGTHRXPO_C
nK_FF3_RECV4	AR3	MGTHRXNO_C
pK_FF3_XMIT4	AP6	MGHTXP0_C
nK_FF3_XMIT4	AP5	MGHTXNO_C
pK_FF3_RECV5	AP2	MGTHRXPI_C
nK_FF3_RECV5	AP1	MGTHRXNI_C
pK_FF3_XMIT5	AN8	MGHTXP1_C
nK_FF3_XMIT5	AN7	MGHTXN1_C
pK_FF3_RECV6	AN4	MGTHRX2_C
nK_FF3_RECV6	AN3	MGTHRXN2_C
pK_FF3_XMIT6	AM10	MGHTXP2_C
nK_FF3_XMIT6	AM9	MGHTXN2_C
pK_FF3_RECV7	AM2	MGTHRX3_C
nK_FF3_RECV7	AM1	MGTHRXN3_C
pK_FF3_XMIT7	AM6	MGHTXP3_C
nK_FF3_XMIT7	AM5	MGHTXN3_C

FPGA_KU15P_A1760


U65-36

D KU15P
GTH_QUAD_227


AE12
XAE11
AD10
XAD9

pK_FF3_RECV8	AL4	MGTHRXPO_D
nK_FF3_RECV8	AL3	MGTHRXNO_D
pK_FF3_XMIT8	AL9	MGHTXP0_D
nK_FF3_XMIT8	AL7	MGHTXNO_D
pK_FF3_RECV9	AK2	MGTHRXPI_D
nK_FF3_RECV9	AK1	MGTHRXNI_D
pK_FF3_XMIT9	AK6	MGHTXP1_D
nK_FF3_XMIT9	AK5	MGHTXN1_D
pK_FF3_RECV10	AJ4	MGTHRX2_D
nK_FF3_RECV10	AJ3	MGTHRXN2_D
pK_FF3_XMIT10	AJ8	MGHTXP2_D
nK_FF3_XMIT10	AJ7	MGHTXN2_D
pK_FF3_RECV11	AH2	MGTHRX3_D
nK_FF3_RECV11	AH1	MGTHRXN3_D
pK_FF3_XMIT11	AH6	MGHTXP3_D
nK_FF3_XMIT11	AH5	MGHTXN3_D

FPGA_KU15P_A1760



ON THE "X12" FIREFLY DEVICES AT 14G, PIN 9 IS RESERVED. ON THE "X4" FIREFLY DEVICES AT 28G, PIN 9 IS A 1.8 VOLT POWER PIN. THIS DESIGN PROVIDES FILTERING FOR PIN 9. IF IT CAUSES PROBLEMS ON THE "X12" 14G DEVICES, THE PARTS CAN BE OMITTED FROM THE BUILD.



POWER FILTERING CIRCUIT

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RECV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title 7.02: KU15P QUADS BCD FIREFLY X12 #3

Size Document Number 6089-103 Rev A

Date: Tuesday, February 26, 2019 Sheet 50 of 74

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUADS "H" AND "J" ARE CLOCKED FROM QUAD "I"

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U65-40
FPGA, KU15P, A1760

H KU15P
GTH_QUAD_231

MGTRFCLK0P_H
MGTRFCLK0N_H
MGTRFCLK1P_H
MGTRFCLK1N_H

pK_FF1_RECV0	R4	MGTHRX0_H
nK_FF1_RECV0	R3	MGTHRX0_H
pK_FF1_XMIT0	R8	MGHTXP0_H
nK_FF1_XMIT0	R7	MGHTXP0_H
pK_FF1_RECV1	P2	MGTHRX1_H
nK_FF1_RECV1	P1	MGTHRX1_H
pK_FF1_XMIT1	P6	MGHTXP1_H
nK_FF1_XMIT1	P5	MGHTXP1_H
pK_FF1_RECV2	N4	MGTHRX2_H
nK_FF1_RECV2	N3	MGTHRX2_H
pK_FF1_XMIT2	N8	MGHTXP2_H
nK_FF1_XMIT2	N7	MGHTXP2_H
pK_FF1_RECV3	M2	MGTHRX3_H
nK_FF1_RECV3	M1	MGTHRX3_H
pK_FF1_XMIT3	M6	MGHTXP3_H
nK_FF1_XMIT3	M5	MGHTXP3_H

U65-41
FPGA, KU15P, A1760

I KU15P
GTH_QUAD_232

MGTRFCLK0P_I
MGTRFCLK0N_I
MGTRFCLK1P_I
MGTRFCLK1N_I


pK_FF1_RECV4	L4	MGTHRX0_I
nK_FF1_RECV4	L3	MGTHRX0_I
pK_FF1_XMIT4	L8	MGHTXP0_I
nK_FF1_XMIT4	L7	MGHTXP0_I
pK_FF1_RECV5	K2	MGTHRX1_I
nK_FF1_RECV5	K1	MGTHRX1_I
pK_FF1_XMIT5	K6	MGHTXP1_I
nK_FF1_XMIT5	K5	MGHTXP1_I
pK_FF1_RECV6	J4	MGTHRX2_I
nK_FF1_RECV6	J3	MGTHRX2_I
pK_FF1_XMIT6	J8	MGHTXP2_I
nK_FF1_XMIT6	J7	MGHTXP2_I
pK_FF1_RECV7	H2	MGTHRX3_I
nK_FF1_RECV7	H1	MGTHRX3_I
pK_FF1_XMIT7	H6	MGHTXP3_I
nK_FF1_XMIT7	H5	MGHTXP3_I

U65-42
FPGA, KU15P, A1760


J KU15P
GTH_QUAD_233

MGTRFCLK0P_J
MGTRFCLK0N_J
MGTRFCLK1P_J
MGTRFCLK1N_J

pK_FF1_RECV8	G4	MGTHRX0_J
nK_FF1_RECV8	G3	MGTHRX0_J
pK_FF1_XMIT8	H10	MGHTXP0_J
nK_FF1_XMIT8	H9	MGHTXP0_J
pK_FF1_RECV9	F2	MGTHRX1_J
nK_FF1_RECV9	F1	MGTHRX1_J
pK_FF1_XMIT9	G8	MGHTXP1_J
nK_FF1_XMIT9	G7	MGHTXP1_J
pK_FF1_RECV10	E4	MGTHRX2_J
nK_FF1_RECV10	E3	MGTHRX2_J
pK_FF1_XMIT10	F6	MGHTXP2_J
nK_FF1_XMIT10	F5	MGHTXP2_J
pK_FF1_RECV11	D2	MGTHRX3_J
nK_FF1_RECV11	D1	MGTHRX3_J
pK_FF1_XMIT11	F10	MGHTXP3_J
nK_FF1_XMIT11	F9	MGHTXP3_J



ON THE "X12" FIREFLY DEVICES AT 14G, PIN 9 IS RESERVED. ON THE "X4" FIREFLY DEVICES AT 28G, PIN 9 IS A 1.8 VOLT POWER PIN. THIS DESIGN PROVIDES FILTERING FOR PIN 9. IF IT CAUSES PROBLEMS ON THE "X12" 14G DEVICES, THE PARTS CAN BE OMITTED FROM THE BUILD.



POWER FILTERING CIRCUIT

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

REC V PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1



Title
7.04: KU15P QUADS HIJ FIREFLY X12 #1

Size Document Number
6089-103

Date: Tuesday, February 26, 2019 Sheet 52 of 74



Rev
A









THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUADS "L" AND "N" ARE CLOCKED FROM QUAD "M"



The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

UNUSED CLOCK INPUTS ARE LEFT OPEN.



ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title 7.06: KU15P QUADS LMN FIREFLY X12 #7

Size Document Number 6089-103 Rev A

Date: Tuesday, February 26, 2019 Sheet 54 of 74



QUAD "O" IS UNUSED

U65-28	
O KU15P GTY_QUAD_130	
Y32	MGTREFCLK0P_O
Y33	MGTREFCLK0N_O
W30	MGTREFCLK1P_O
W31	MGTREFCLK1N_O
AD41	MGTYRXP0_O
AD42	MGTYRXN0_O
AB36	MGTYTXP0_O
AB37	MGTYTXN0_O
AC39	MGTYRXP1_O
AC40	MGTYRXN1_O
AA38	MGTYTXP1_O
AA39	MGTYTXN1_O
AB41	MGTYRXP2_O
AB42	MGTYRXN2_O
AA34	MGTYTXP2_O
AA35	MGTYTXN2_O
Y41	MGTYRXP3_O
Y42	MGTYRXN3_O
Y36	MGTYTXP3_O
Y37	MGTYTXN3_O

FPGA_KU15P_A1760

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "P" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U65-29

P KU15P
PTY_QUAD_131

MGTREFCLK0P_P
MGTREFCLK0N_P

MGTREFCLK1P_P
MGTREFCLK1N_P

MGTYRXP0_P
MGTYRXN0_P

MGTYTXP0_P
MGTYTXN0_P

MGTYRXP1_P
MGTYRXN1_P

MGTYTXP1_P
MGTYTXN1_P

MGTYRXP2_P
MGTYRXN2_P


MGTYTXP2_P
MGTYTXN2_P

MGTYRXP3_P
MGTYRXN3_P

MGTYTXP3_P
MGTYTXN3_P

FPGA_KU15P_A1760

ac_pK_CLK0_CHAN5
PG 15
ac_nK_CLK0_CHAN5
PG 15
ac_pK_CLK1_CHAN5
PG 12
ac_nK_CLK1_CHAN5
PG 12




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
7.08: KU15P QUAD P FIREFLY X4 #6

Size
6089-103

Date: Tuesday, February 26, 2019

Sheet 56 of 74

Rev
A

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U65-30


Q KU15P
GTY_QUAD_132

T32
X T33
MGTRFCLK0P_Q
MGTRFCLK0N_Q
R30
X R31
MGTRFCLK1P_Q
MGTRFCLK1N_Q

pK_FF5_RECV0	M41	MGTYRXP0_Q
nK_FF5_RECV0	M42	MGTYRXN0_Q
pK_FF5_XMIT0	U34	MGTYTXP0_Q
nK_FF5_XMIT0	U35	MGTYTXN0_Q
pK_FF5_RECV1	L39	MGTYRXP1_Q
nK_FF5_RECV1	L40	MGTYRXN1_Q
pK_FF5_XMIT1	T36	MGTYTXP1_Q
nK_FF5_XMIT1	T37	MGTYTXN1_Q
pK_FF5_RECV2	K41	MGTYRXP2_Q
nK_FF5_RECV2	K42	MGTYRXN2_Q
pK_FF5_XMIT2	R38	MGTYTXP2_Q
nK_FF5_XMIT2	R39	MGTYTXN2_Q
pK_FF5_RECV3	J39	MGTYRXP3_Q
nK_FF5_RECV3	J40	MGTYRXN3_Q
pK_FF5_XMIT3	R34	MGTYTXP3_Q
nK_FF5_XMIT3	R35	MGTYTXN3_Q

FPGA_KU15P_A1760

QUAD "Q" CAN BE CLOCKED FROM QUAD "P" OR QUAD "R"



THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
7.09: KU15P QUAD R FIREFLY X4 #5

Size
6089-103

Date: Tuesday, February 26, 2019

Sheet 57 of 74

Rev
A

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "R" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U65-31

R KU15P
PTY_QUAD_133

MGTREFCLK0P_R
MGTREFCLK0N_R

MGTREFCLK1P_R
MGTREFCLK1N_R

MGTYRX0P_R
MGTYRX0N_R

MGTYTX0P_R
MGTYTX0N_R

MGTYRX1P_R
MGTYRX1N_R

MGTYTX1P_R
MGTYTX1N_R

MGTYRX2P_R
MGTYRX2N_R


MGTYTX2P_R
MGTYTX2N_R

MGTYRX3P_R
MGTYRX3N_R

MGTYTX3P_R
MGTYTX3N_R

FPGA_KU15P_A1760

ac_pK_CLK0_CHAN6
PG 15
ac_nK_CLK0_CHAN6
PG 15
ac_pK_CLK1_CHAN6
PG 12
ac_nK_CLK1_CHAN6
PG 12




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
7.10: KU15P QUAD R FIREFLY X4 #4

Size
6089-103

Date: Tuesday, February 26, 2019

Sheet 58 of 74

Rev
A

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS UNUSED, SINCE THE UTILITY FUNCTIONS ARE INDEPENDENT OF THE LHC CLOCK.

THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "S" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

ac_pK_UTIL_CLK_CHAN1
PG 15

bc_pC2C0_V_TO_K
PG 68

C103 0.1 UF 0402

ac_pC2C0_V_TO_K
ac_nC2C0_V_TO_K

bc_nC2C0_V_TO_K
PG 68

C101 0.1 UF 0402

bc_pC2C0_K_TO_V
PG 68

bc_pC2C1_V_TO_K
PG 68

C115 0.1 UF 0402

ac_pC2C1_V_TO_K
ac_nC2C1_V_TO_K

bc_nC2C1_V_TO_K
PG 68

C109 0.1 UF 0402

bc_pC2C1_K_TO_V
PG 68

bc_pC2C2_V_TO_K
PG 68

C97 0.1 UF 0402

ac_pC2C2_V_TO_K
ac_nC2C2_V_TO_K

bc_nC2C2_V_TO_K
PG 68

C96 0.1 UF 0402

bc_pC2C2_K_TO_V
PG 68

U65-32

S KU15P
GTY_QUAD_134
M32 MGTREFCLK0P_S
M33 MGTREFCLK0N_S
L30 MGTREFCLK1P_S
L31 MGTREFCLK1N_S

D41 MGTYRXP0_S
D42 MGTYRXN0_S

K36 MGTYTXP0_S
K37 MGTYTXN0_S

C39 MGTYRXP1_S
C40 MGTYRXN1_S

K32 MGTYTXP1_S
K33 MGTYTXN1_S

B41 MGTYRXP2_S
B42 MGTYRXN2_S

J34 MGTYTXP2_S
J35 MGTYTXN2_S

A39 MGTYRXP3_S
A40 MGTYRXN3_S


H36 MGTYTXP3_S
H37 MGTYTXN3_S

FPGA_KU15P_A1760

THE "C2Cn_V_TO_K" AND "C2Cn_K_TO_V" SIGNALS ARE ROUTED DIRECTLY ON THE PCB. IF ADDITIONAL CHANNELS ARE NEEDED BETWEEN THE TWO FPGAS, USER A FIREFLY LINK.

THE DIRECT SIGNALS ARE AC-COUPLED. SUBSTITUTE A ZERO-OHM RESISTOR IN PLACE OF THE COUPLING CAPACITOR FOR DC-COUPLING.



CONNECT UTILITY NETS HERE




THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "B" IS CLOCKED DIRECTLY

U66-34
R GTY QUAD 225



FPGA_VU7P_B2104



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U66-35 FPGA_VU7P_B2104
C GTY QUAD 226

QUAD "C" IS CLOCKED FROM EITHER QUAD "B" OR "D"

AM11
X AM10
AK11
X AK10

MGTRFCLK0P_C
MGTRFCLK0N_C

MGTRFCLK1P_C
MGTRFCLK1N_C

pV_FF2_RECV3 AN4
nV_FF2_RECV3 AN3

MGTHRX0_C
MGTHRXN0_C

pV_FF2_XMIT3 AN9
nV_FF2_XMIT3 AN8

MGHTXP0_C
MGHTXN0_C

pV_FF2_RECV2 AM2
nV_FF2_RECV2 AM1

MGTHRX1_C
MGTHRXN1_C

pV_FF2_XMIT2 AM7
nV_FF2_XMIT2 AM6

MGHTXP1_C
MGHTXN1_C

pV_FF2_RECV1 AL4
nV_FF2_RECV1 AL3

MGTHRX2_C
MGTHRXN2_C

pV_FF2_XMIT1 AL9
nV_FF2_XMIT1 AL8


MGHTXP2_C
MGHTXN2_C

pV_FF2_RECV0 AK2
nV_FF2_RECV0 AK1

MGTHRX3_C
MGTHRXN3_C

pV_FF2_XMIT0 AK7
nV_FF2_XMIT0 AK6

MGHTXP3_C
MGHTXN3_C




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
8.03: VU7P QUAD C FIREFLY X4 #2

Size
6089-103

Date: Tuesday, February 26, 2019

Sheet 62 of 74


Rev
A

U66-36 FPGA_VU7P_B2104
D GTY QUAD 227

U66-36 FPGA_VU7P_B2104
D GTY QUAD 227


»

»



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.



ATCA FPGA BOARD, KU15P AND VU7P, MK1			
Title 8.04: VU7P QUAD D FIREFLY X4 #3			
Size	Document Number 6089-103		Rev A
Date:	Tuesday, February 26, 2019	Sheet 63 of 74	


UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U66-37
E GTY QUAD 228

QUAD "E" IS CLOCKED FROM QUAD "D"

AD11	FPGA_VU7P_B2104
AD10	MGTREFCLK0P_E
AD10	MGTREFCLK0N_E
AB11	MGTREFCLK1P_E
AB10	MGTREFCLK1N_E

pV_FF4_RECV3	AE4	MGTHRXP0_E
nV_FF4_RECV3	AE3	MGTHRXN0_E
pV_FF4_XMIT3	AE9	MGHTTXP0_E
nV_FF4_XMIT3	AE8	MGHTTXN0_E
pV_FF4_RECV2	AD2	MGTHRXP1_E
nV_FF4_RECV2	AD1	MGTHRXN1_E
pV_FF4_XMIT2	AD7	MGHTTXP1_E
nV_FF4_XMIT2	AD6	MGHTTXN1_E
pV_FF4_RECV1	AC4	MGTHRXP2_E
nV_FF4_RECV1	AC3	MGTHRXN2_E
pV_FF4_XMIT1	AC9	MGHTTXP2_E
nV_FF4_XMIT1	AC8	MGHTTXN2_E
pV_FF4_RECV0	AB2	MGTHRXP3_E
nV_FF4_RECV0	AB1	MGTHRXN3_E
pV_FF4_XMIT0	AB7	MGHTTXP3_E
nV_FF4_XMIT0	AB6	MGHTTXN3_E




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
8.05: VU7P QUAD E FIREFLY X4 #4

Size
6089-103

Date: Tuesday, February 26, 2019

Sheet 64 of 74

Rev
A


UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U66-38 FPGA_VU7P_B2104
F GTY QUAD 229

QUAD "F" IS CLOCKED FROM QUAD "G"

Y11
X Y10
MGTREFCLK0P_F
MGTREFCLK0N_F
V11
X Y10
MGTREFCLK1P_F
MGTREFCLK1N_F

pV_FF5_RECV3	AA4	MGTHRX0_F
nV_FF5_RECV3	AA3	MGTHRXN0_F
pV_FF5_XMIT3	AA9	MGHTXP0_F
nV_FF5_XMIT3	AA8	MGHTXN0_F
pV_FF5_RECV2	Y2	MGTHRX1_F
nV_FF5_RECV2	Y1	MGTHRXN1_F
pV_FF5_XMIT2	Y7	MGHTXP1_F
nV_FF5_XMIT2	Y6	MGHTXN1_F
pV_FF5_RECV1	W4	MGTHRX2_F
nV_FF5_RECV1	W3	MGTHRXN2_F
pV_FF5_XMIT1	W9	MGHTXP2_F
nV_FF5_XMIT1	W8	MGHTXN2_F
pV_FF5_RECV0	V2	MGTHRX3_F
nV_FF5_RECV0	V1	MGTHRXN3_F
pV_FF5_XMIT0	V7	MGHTXP3_F
nV_FF5_XMIT0	V6	MGHTXN3_F




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
8.06: VU7P QUAD F FIREFLY X4 #5

Size Document Number
6089-103

Date: Tuesday, February 26, 2019 Sheet 65 of 74 Rev A

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "G" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-39

G GTY QUAD 230

FPGA_VU7P_B2104
MGTREFCLK0P_G
MGTREFCLK0N_G

MGTREFCLK1P_G
MGTREFCLK1N_G

pV_FF6_RECV3 U4
nV_FF6_RECV3 U3

MGTHRX0_G
MGTHRXN0_G

pV_FF6_XMIT3 U9
nV_FF6_XMIT3 U8

MGHTXP0_G
MGHTXN0_G

pV_FF6_RECV2 T2
nV_FF6_RECV2 T1

MGTHRX1_G
MGTHRXN1_G

pV_FF6_XMIT2 T7
nV_FF6_XMIT2 T6

MGHTXP1_G
MGHTXN1_G

pV_FF6_RECV1 R4
nV_FF6_RECV1 R3

MGTHRX2_G
MGTHRXN2_G

pV_FF6_XMIT1 R9
nV_FF6_XMIT1 R8

MGHTXP2_G
MGHTXN2_G


pV_FF6_RECV0 P2
nV_FF6_RECV0 P1

MGTHRX3_G
MGTHRXN3_G

pV_FF6_XMIT0 P7
nV_FF6_XMIT0 P6

MGHTXP3_G
MGHTXN3_G

ac_pV_CLK0_CHAN2 PG 16
ac_nV_CLK0_CHAN2 PG 16
ac_pV_CLK1_CHAN2 PG 12
ac_nV_CLK1_CHAN2 PG 12




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
8.07: VU7P QUAD G FIREFLY X4 #6

Size
6089-103

Date: Tuesday, February 26, 2019

Sheet 66 of 74

Rev
A

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUADS "H" AND "J" ARE CLOCKED FROM QUAD "I"

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-40

GTU QUAD 231

M11
M10
K11
K10
FPGA_VU7P_B2104
MGTREFCLK0P_H
MGTREFCLK0N_H
MGTREFCLK1P_H
MGTREFCLK1N_H

pV_FF11_RECV0 N4
nV_FF11_RECV0 N3
pV_FF11_XMIT0 N9
nV_FF11_XMIT0 N8
pV_FF11_RECV1 M2
nV_FF11_RECV1 M1
pV_FF11_XMIT1 M7
nV_FF11_XMIT1 M6
pV_FF11_RECV2 L4
nV_FF11_RECV2 L3
pV_FF11_XMIT2 L9
nV_FF11_XMIT2 L8
pV_FF11_RECV3 K2
nV_FF11_RECV3 K1
pV_FF11_XMIT3 K7
nV_FF11_XMIT3 K6
MGTHRX0_H
MGTHRX0_N_H
MGHTXP0_H
MGHTXP0_N_H
MGTHRX1_H
MGTHRX1_N_H
MGHTXP1_H
MGHTXP1_N_H
MGTHRX2_H
MGTHRX2_N_H
MGHTXP2_H
MGHTXP2_N_H
MGTHRX3_H
MGTHRX3_N_H
MGHTXP3_H
MGHTXP3_N_H

U66-41

GTU QUAD 232

H11
H10
F11
F10
MGTREFCLK0P_I
MGTREFCLK0N_I
MGTREFCLK1P_I
MGTREFCLK1N_I

pV_FF11_RECV4 J4
nV_FF11_RECV4 J3
pV_FF11_XMIT4 J9
nV_FF11_XMIT4 J8
pV_FF11_RECV5 H2
nV_FF11_RECV5 H1
pV_FF11_XMIT5 H7
nV_FF11_XMIT5 H6
pV_FF11_RECV6 G4
nV_FF11_RECV6 G3
pV_FF11_XMIT6 G9
nV_FF11_XMIT6 G8
pV_FF11_RECV7 F2
nV_FF11_RECV7 F1
pV_FF11_XMIT7 F7
nV_FF11_XMIT7 F6
MGTHRX0_I
MGTHRX0_N_I
MGHTXP0_I
MGHTXP0_N_I
MGTHRX1_I
MGTHRX1_N_I
MGHTXP1_I
MGHTXP1_N_I
MGTHRX2_I
MGTHRX2_N_I
MGHTXP2_I
MGHTXP2_N_I
MGTHRX3_I
MGTHRX3_N_I
MGHTXP3_I
MGHTXP3_N_I

FPGA_VU7P_B2104


U66-42

GTU QUAD 233


D11
D10
B11
B10
MGTREFCLK0P_J
MGTREFCLK0N_J
MGTREFCLK1P_J
MGTREFCLK1N_J

pV_FF11_RECV8 E4
nV_FF11_RECV8 E3
pV_FF11_XMIT8 E9
nV_FF11_XMIT8 E8
pV_FF11_RECV9 D2
nV_FF11_RECV9 D1
pV_FF11_XMIT9 D7
nV_FF11_XMIT9 D6
pV_FF11_RECV10 C4
nV_FF11_RECV10 C3
pV_FF11_XMIT10 C9
nV_FF11_XMIT10 C8
pV_FF11_RECV11 A5
nV_FF11_RECV11 A4
pV_FF11_XMIT11 A9
nV_FF11_XMIT11 A8
MGTHRX0_J
MGTHRX0_N_J
MGHTXP0_J
MGHTXP0_N_J
MGTHRX1_J
MGTHRX1_N_J
MGHTXP1_J
MGHTXP1_N_J
MGTHRX2_J
MGTHRX2_N_J
MGTHRX3_J
MGTHRX3_N_J
MGHTXP3_J
MGHTXP3_N_J

FPGA_VU7P_B2104



ON THE "X12" FIREFLY DEVICES AT 14G, PIN 9 IS RESERVED. ON THE "X4" FIREFLY DEVICES AT 28G, PIN 9 IS A 1.8 VOLT POWER PIN. THIS DESIGN PROVIDES FILTERING FOR PIN 9. IF IT CAUSES PROBLEMS ON THE "X12" 14G DEVICES, THE PARTS CAN BE OMITTED FROM THE BUILD.



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RCV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title 8.08: VU7P QUADS HIJ FIREFLY X12 #11

Size Document Number 6089-103 Rev A

Date: Tuesday, February 26, 2019 Sheet 67 of 74


THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS UNUSED, SINCE THE UTILITY FUNCTIONS ARE INDEPENDENT OF THE LHC CLOCK.

THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "K" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.



THE "C2Cn_V_TO_K" AND "C2Cn_K_TO_V" SIGNALS ARE ROUTED DIRECTLY ON THE PCB. IF ADDITIONAL CHANNELS ARE NEEDED BETWEEN THE TWO FPGAS, USER A FIREFLY LINK.

THE DIRECT SIGNALS ARE AC-COUPLED. SUBSTITUTE A ZERO-OHM RESISTOR IN PLACE OF THE COUPLING CAPACITOR FOR DC-COUPLING.

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "L" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-25

GTY QUAD 126

MGTYRXK0P_L
MGTYRXK0N_L
MGTYRXK1P_L
MGTYRXK1N_L

MGTYRXN0_L
MGTYRXN0_L
MGTYRXN1_L
MGTYRXN1_L


MGTYRXN1_L
MGTYRXN1_L
MGTYRXN2_L
MGTYRXN2_L

MGTYRXN2_L
MGTYRXN2_L
MGTYRXN3_L
MGTYRXN3_L

MGTYRXN3_L
MGTYRXN3_L
MGTYRXN3_L
MGTYRXN3_L

FPGA_VU7P_B2104

ac_pV_CLK0_CHAN4 PG 16
ac_nV_CLK0_CHAN4 PG 16
ac_pV_CLK1_CHAN4 PG 12
ac_nV_CLK1_CHAN4 PG 12




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
8.10: VU7P QUAD L FIREFLY X4 #7

Size Document Number
6089-103

Date: Tuesday, February 26, 2019 Sheet 69 of 74 Rev A

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U66-26
M GTY QUAD 127

AR36
AR37
AN36
AN37


MGTREFCLK0P_M
MGTREFCLK0N_M
MGTREFCLK1P_M
MGTREFCLK1N_M

pV_FF8_RECV0 AN45
nV_FF8_RECV0 AN46
pV_FF8_XMIT0 AN40
nV_FF8_XMIT0 AN41
pV_FF8_RECV1 AM43
nV_FF8_RECV1 AM44
pV_FF8_XMIT1 AM38
nV_FF8_XMIT1 AM39
pV_FF8_RECV2 AL45
nV_FF8_RECV2 AL46
pV_FF8_XMIT2 AL40
nV_FF8_XMIT2 AL41
pV_FF8_RECV3 AK43
nV_FF8_RECV3 AK44
pV_FF8_XMIT3 AK38
nV_FF8_XMIT3 AK39

MGTYRXP0_M
MGTYRXN0_M
MGTYTXP0_M
MGTYTXN0_M
MGTYRXP1_M
MGTYRXN1_M
MGTYTXP1_M
MGTYTXN1_M
MGTYRXP2_M
MGTYRXN2_M
MGTYTXP2_M
MGTYTXN2_M
MGTYRXP3_M
MGTYRXN3_M
MGTYTXP3_M
MGTYTXN3_M

FPGA_VU7P_B2104

QUAD "M" IS CLOCKED FROM EITHER QUAD "L" OR "N"




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
8.11: VU7P QUAD M FIREFLY X4 #8

Size
6089-103

Date: Tuesday, February 26, 2019

Sheet 70 of 74

Rev
A

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "N" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.


U66-27
N GTY QUAD 128

AL36
AL37
AJ36
AJ37

MGTYRX0P_N
MGTYRX0N_N
MGTYTX0P_N
MGTYTX0N_N
MGTYRX1P_N
MGTYRX1N_N
MGTYTX1P_N
MGTYTX1N_N
MGTYRX2P_N
MGTYRX2N_N
MGTYTX2P_N
MGTYTX2N_N
MGTYRX3P_N
MGTYRX3N_N
MGTYTX3P_N
MGTYTX3N_N

FPGA_VU7P_B2104

ac_pV_CLK0_CHAN5 PG 16
ac_nV_CLK0_CHAN5 PG 16
ac_pV_CLK1_CHAN5 PG 12
ac_nV_CLK1_CHAN5 PG 12




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
8.12: VU7P QUAD N FIREFLY X4 #9

Size Document Number
6089-103

Date: Tuesday, February 26, 2019 Sheet 71 of 74 Rev A



THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "P" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-29

P GTY QUAD 130

AC36
AC37

AA36
AA37

pV_FF10_RECV0AA45
nV_FF10_RECV0AA46

pV_FF10_XMIT0 AA40
nV_FF10_XMIT0 AA41

pV_FF10_RECV1 Y43
nV_FF10_RECV1 Y44

pV_FF10_XMIT1 Y38
nV_FF10_XMIT1 Y39

pV_FF10_RECV2 W45
nV_FF10_RECV2 W46

pV_FF10_XMIT2 W40
nV_FF10_XMIT2 W41

pV_FF10_RECV3 V43
nV_FF10_RECV3 V44

pV_FF10_XMIT3 V38
nV_FF10_XMIT3 V39

MGTYRX0_P
MGTYRX0_N_P

MGTYTX0_P
MGTYTX0_N_P

MGTYRX1_P
MGTYRX1_N_P

MGTYTX1_P
MGTYTX1_N_P

MGTYRX2_P
MGTYRX2_N_P

MGTYTX2_P
MGTYTX2_N_P

MGTYRX3_P
MGTYRX3_N_P

MGTYTX3_P
MGTYTX3_N_P


FPGA_VU7P_B2104

ac_pV_CLK0_CHAN6
PG 16

ac_nV_CLK0_CHAN6
PG 16

ac_pV_CLK1_CHAN6
PG 12

ac_nV_CLK1_CHAN6
PG 12




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
8.14: VU7P QUAD P FIREFLY X4 #10

Size
6089-103

Date: Tuesday, February 26, 2019

Sheet 73 of 74

Rev
A

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

ac_pV_CLK0_CHAN7 PG 16

ac_nV_CLK0_CHAN7 PG 16

ac_pV_CLK1_CHAN7 PG 12

ac_nV_CLK1_CHAN7 PG 12

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUADS "Q" AND "S" ARE CLOCKED FROM QUAD "R"

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-30
Q GTY QUAD 131

W36
W37
U36
U37

MGTREFCLK0P_Q
MGTREFCLK0N_Q
MGTREFCLK1P_Q
MGTREFCLK1N_Q

pV_FF12_RECV11U45
nV_FF12_RECV11U46

pV_FF12_XMIT11 U40
nV_FF12_XMIT11 U41

pV_FF12_RECV10T43
nV_FF12_RECV10T44

pV_FF12_XMIT10 T38
nV_FF12_XMIT10 T39

pV_FF12_RECV9 R45
nV_FF12_RECV9 R46

pV_FF12_XMIT9 R40
nV_FF12_XMIT9 R41

pV_FF12_RECV8 P43
nV_FF12_RECV8 P44

pV_FF12_XMIT8 P38
nV_FF12_XMIT8 P39

MGTYRXP0_Q
MGTYRXN0_Q
MGTYTXP0_Q
MGTYTXN0_Q
MGTYRXP1_Q
MGTYRXN1_Q
MGTYTXP1_Q
MGTYTXN1_Q
MGTYRXP2_Q
MGTYRXN2_Q
MGTYTXP2_Q
MGTYTXN2_Q
MGTYRXP3_Q
MGTYRXN3_Q
MGTYTXP3_Q
MGTYTXN3_Q

FPGA_VU7P_B2104

U66-31
R GTY QUAD 132

R36
R37
N36
N37

MGTREFCLK0P_R
MGTREFCLK0N_R
MGTREFCLK1P_R
MGTREFCLK1N_R

pV_FF12_RECV7 N45
nV_FF12_RECV7 N46

pV_FF12_XMIT7 N40
nV_FF12_XMIT7 N41

pV_FF12_RECV6 M43
nV_FF12_RECV6 M44

pV_FF12_XMIT6 M38
nV_FF12_XMIT6 M39

pV_FF12_RECV5 L45
nV_FF12_RECV5 L46

pV_FF12_XMIT5 L40
nV_FF12_XMIT5 L41

pV_FF12_RECV4 K43
nV_FF12_RECV4 K44

pV_FF12_XMIT4 J40
nV_FF12_XMIT4 J41

MGTYRXP0_R
MGTYRXN0_R
MGTYTXP0_R
MGTYTXN0_R
MGTYRXP1_R
MGTYRXN1_R
MGTYTXP1_R
MGTYTXN1_R
MGTYRXP2_R
MGTYRXN2_R
MGTYTXP2_R
MGTYTXN2_R
MGTYRXP3_R
MGTYRXN3_R
MGTYTXP3_R
MGTYTXN3_R

FPGA_VU7P_B2104

U66-32
S GTY QUAD 133

L36
L37
K38
K39

MGTREFCLK0P_133
MGTREFCLK0N_133
MGTREFCLK1P_133
MGTREFCLK1N_133

pV_FF12_RECV3 J45
nV_FF12_RECV3 J46

pV_FF12_XMIT3 G40
nV_FF12_XMIT3 G41

pV_FF12_RECV2 H43
nV_FF12_RECV2 H44

pV_FF12_XMIT2 E42
nV_FF12_XMIT2 E43

pV_FF12_RECV1 F45
nV_FF12_RECV1 F46


pV_FF12_XMIT1 C42
nV_FF12_XMIT1 C43

pV_FF12_RECV0 D45
nV_FF12_RECV0 D46


pV_FF12_XMIT0 A42
nV_FF12_XMIT0 A43

MGTYRXP0_133
MGTYRXN0_133
MGTYTXP0_133
MGTYTXN0_133
MGTYRXP1_133
MGTYRXN1_133
MGTYTXP1_133
MGTYTXN1_133
MGTYRXP2_133
MGTYRXN2_133
MGTYTXP2_133
MGTYTXN2_133
MGTYRXP3_133
MGTYRXN3_133
MGTYTXP3_133
MGTYTXN3_133

FPGA_VU7P_B2104



ON THE "X12" FIREFLY DEVICES AT 14G, PIN 9 IS RESERVED. ON THE "X4" FIREFLY DEVICES AT 28G, PIN 9 IS A 1.8 VOLT POWER PIN. THIS DESIGN PROVIDES FILTERING FOR PIN 9. IF IT CAUSES PROBLEMS ON THE "X12" 14G DEVICES, THE PARTS CAN BE OMITTED FROM THE BUILD.



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RCV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
8.15: VU7P QUADS QRS FIREFLY X12 #12

Size Document Number
6089-103

Date: Tuesday, February 26, 2019 Sheet 74 of 74

Rev
A