

THIS IS A FLAT SCHEMATIC, NOT A HIERARCHICAL ONE. NETS USE "OFFPAGE CONNECTOR" SYMBOLS TO GO FROM PAGE TO PAGE.

THE SCHEMATIC IS DIVIDED INTO SECTIONS OF RELATED FUNCTIONALITY.

THE SECTIONS ARE:

- 1: NOTES AND BLOCK DIAGRAMS
- 2: GLOBAL SIGNALS
- 3: POWER SOURCES AND CONTROLS
- 4: I2C CONTROLS
- 5: KU15P POWER AND SIGNAL (NON-MGT)
- 6: VU7P POWER AND SIGNAL (NON-MGT)
- 7: KU15P MGT TRANSCEIVERS
- 8: VU7P MGT TRANSCEIVERS

TO DO:

CHECK "bc" AND "ac" PREFIXES ON AC-COUPLED SIGNALS


ON VU7P QUAD 'S', CHANGE "...133" TO "...S" IN PIN NAMES


ON VU7P QUAD 'A-J', CHANGE "...GTH" TO "...GTY" IN PIN NAMES

ASSIGN AND LABEL I2C ADDRESSES

SOLDERPASTE PATTERNS FOR UEC5\_UCCE FOOTPRINT

NETS TO STUDY / DOCUMENT






EACH "K\_CLK\_CHn" CONSISTS OF TWO CLOCKS. ONE IS FROM A FIXED OSCILLATOR AND THE OTHER IS DERIVED FROM AN "LHC" CLOCK.

THERE ARE 2 FIXED OSCILLATORS. ONE FEEDS THE QUADS ON THE LEFT SIDE OF THE CHIP AND THE OTHER FEEDS THE QUADS ON THE RIGHT SIDE OF THE CHIP.




# VU7P TRANSCEIVER ASSIGNMENTS AND CLOCKED QUADS




# BU/CU Apollo ATCA Backplane Signal Distribution

02 Feb 2019




Charlie Strohman crs5@cornell.edu









THESE SHAPES DEFINE HOLES AND KEEPOUT AREAS FOR THE SPLICE PLATES.





THESE HOLES ARE FOR MOUNTING THE FIREFLY HEATSINKS




THESE HOLES ARE FOR MOUNTING THE TOP COVER



THESE HOLES ARE FOR MOUNTING THE BOTTOM COVER




THESE SHAPES DEFINE MECHANICAL OBJECTS THAT SHOULD BE IN THE BILL OF MATERIALS.




BRACKETS FOR SUPPORTING A SUB-FRONT PANEL

M1 KU15P HEATSINK	M23 HEATSINK PLATE				
M3 M3 STANDOFF	M4 M3 STANDOFF	M5 M3 STANDOFF	M6 M3 STANDOFF	M7 M3 STANDOFF	M8 M3 STANDOFF
M2 VU7P HEATSINK	M24 HEATSINK PLATE				
M9 M3 STANDOFF	M10 M3 STANDOFF	M11 M3 STANDOFF	M12 M3 STANDOFF	M13 M3 STANDOFF	M14 M3 STANDOFF
M15 FIREFLY HEATSINK (LEFT SIDE)					
M16 M2.5 STANDOFF	M17 M2.5 STANDOFF	M18 M2.5 STANDOFF			
M19 FIREFLY HEATSINK (RIGHT SIDE)					
M20 M2.5 STANDOFF	M21 M2.5 STANDOFF	M22 M2.5 STANDOFF			




ZERO-OHM RESISTORS R726 AND R727 ARE PLACED ADJACENT TO EACH OTHER. IF "TX" AND "RX" NEED TO BE SWAPPED, REMOVE AND ROTATE THE JUMPERS BY 90 DEGREES. THE SAME IS TRUE FOR R728 AND R729.

/PS\_RST IS NOT USED IN THIS DESIGN




ET60T-D02-3-08-000

Bench Top Power Inlet




THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIe OR AXI-C2C. PADS ARE PROVIDED FOR EITHER AC COUPLING CAPACITORS OR DC ZERO OHM RESISTORS.



ERM8-013-RA-2X13

AC COUPLED SIGNALS  
bc = BEFORE CAPACITOR  
ac = AFTER CAPACITOR  
REPLACE THE DC BLOCKING CAPACITORS WITH ZERO-OHM RESISTORS IF THE SERVICE BLADE ALREADY PROVIDES CAPACITORS.


## VU7P AND BACKPLANE CLOCK SIGNALS ONLY



ERM8-013-01-L-D-RA-DS



THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIe OR AXI-C2C. PADS ARE PROVIDED FOR EITHER AC COUPLING CAPACITORS OR DC ZERO OHM RESISTORS.




AC COUPLED SIGNALS

bc = BEFORE CAPACITOR

ac = AFTER CAPACITOR

REPLACE THE DC BLOCKING CAPACITORS WITH ZERO-OHM RESISTORS IF THE SERVICE BLADE ALREADY PROVIDES CAPACITORS.


## KU15P SIGNALS ONLY



ERM8-013-01-L-D-RA-DS


ATCA FPGA BOARD, KU15P AND VU7P, MK1			
Title			
2.03: BLADE HS CONNECTOR #2			
Size	Document Number		Rev
	6089-103		A
Date:	Thursday, February 28, 2019	Sheet	9 of 74





THIS DESIGN USED THE 16 MHZ INTERNAL OSCILLATOR "PIOSC".


AS PER TABLE 25.7 OF THE TM4C1290 MANUAL, THE UNUSED "OSC0" AND "XOSC0" PINS GET TIED TO GND. "OSC1" AND "XOSC1" ARE NC.






THE ACTIVE-LO "/RESET" INPUT WILL BE ASSERTED WHEN ANY OF THE FOLLOWING ARE TRUE:

- 1) POWER HAS JUST BEEN APPLIED
- 2) THE FRONT-PANEL RESET SWITCH HAS BEEN ACTIVATED
- 3) THE SERVICE BLADE IS ATTACHED AND IS HOLDING "BLADE\_POWER\_EN" LO.

IF THE SERVICE BLADE IS NOT ATTACHED, THE PULLUP RESISTOR ON "BLADE\_POWER\_EN" WILL ASSERT THAT SIGNAL AND ALLOW THE BOARD TO POWER UP.




### FRONT PANEL RESET



AS PER TABLE 25.7 OF THE TM4C1290 MANUAL, THE UNUSED "VBAT" PIN GET TIED TO VDD.











SI5340 I2C ADDRESS:  
READ OR WRITE  
1 1 1 0 1 A1 A0  
RANGE: 0X74 TO 0X77

INSTALL A ZERO-OHM JUMPER  
TO SET AN ADDRESS BIT TO '0'.




OMIT THE ZERO-OHM JUMPER  
TO SET AN ADDRESS BIT TO '1'.




THIS CIRCUIT ON THIS PAGE IS FOR USE IN THE PROTOTYPE ONLY. IT ALLOWS US TO FEED LEGACY TTC SIGNALS INTO THE SYSTEM.









THESE CLOCKS DRIVE THE KU15P MGT QUADS USED FOR UTILITY FUNCTIONS, LIKE PCIe. THEY ALSO PROVIDE A CLOCK TO THE LOGIC FABRIC.




THESE CLOCKS DRIVE THE FIREFLY "GTY1" TRANSCEIVERS ON THE RIGHT SIDE OF THE VU7P.




THESE CLOCKS DRIVE THE FIREFLY "GTY2" TRANSCEIVERS ON THE LEFT SIDE OF THE VU7P.




THESE CLOCKS DRIVE THE VU7P MGT QUADS USED FOR UTILITY FUNCTIONS, LIKE PCIe. THEY ALSO PROVIDE A CLOCK TO THE LOGIC FABRIC.



KU15P DIP SWITCH




VU7P DIP SWITCH







TM4C ACTIVE LED

THE "TM4C\_ACTIVE" SIGNAL WILL BE ASSERTED WHEN BOTH THE 3.3V AND 1.8V MANAGEMENT SUPPLIES ARE GOOD, THE "ENABLE" SIGNAL FROM THE SERVICE BLADE IS HIGH, AND THE "RESET" SWITCH IS NOT ACTIVATED.





POWER OK LED


THE "BLADE\_POWER\_OK" SIGNAL WILL BE ASSERTED WHEN THE TM4C HAS FINISHED TURNING ON ALL FPGA POWER SUPPLIES, AND THEY ARE ALL GOOD.




UTILITY CONNECTIONS BETWEEN THE TM4C CONTROLLER AND THE FPGAS. THE LEVEL TRANSLATORS ARE UNI-DIRECTIONAL.




TM4C CONTROLLER LED






KU15P LED




VU7P LED








THE "ON/OFF" INPUTS ON THE IND072 POWER MODULES MUST BE LOW FOR THE MODULES TO OPERATE. THE FET DRIVER WILL PULL THE "ON/OFF" INPUTS LOW WHENEVER THE INPUT TO THE DRIVER IS HIGH. A VOLTAGE DIVIDER KEEPS THE "ON/OFF" INPUT HIGH UNLESS IT IS ACTIVELY PULLED LOW.





VCC\_3V3\_PWR\_EN PG 18  
VCC\_1V8\_PWR\_EN PG 18  
VCC\_3V3\_PG PG 18  
VCC\_1V8\_PG PG 18  
VCC\_3V3\_1V8\_SCL PG 26  
VCC\_3V3\_1V8\_SDA PG 26


THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.

THE POWER\_GOOD "PG" SIGNALS ARE, BY DEFAULT, PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS.

IF THE DRIVERS ARE LEFT IN THEIR DEFAULT STATE, OMIT THE PULLUP RESISTORS AND FORM A VOLTAGE DIVIDER WITH THE SERIES RESISTOR AND THE RESISTOR TO GND.


IF THE LGA80D IS REPROGRAMMED, BEFORE BEING ENABLED, FOR AN OPEN-DRAIN OUTPUT, THEN OMIT THE RESISTOR TO GND, INSERT THE PULLUP RESISTOR, AND MAKE THE SERIES RESISTOR BE A ZERO-OHM JUMPER.

THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.









THE "ON/OFF" INPUTS ON THE IND072 POWER MODULES MUST BE LOW FOR THE MODULES TO OPERATE. THE FET DRIVER WILL PULL THE "ON/OFF" INPUTS LOW WHENEVER THE INPUT TO THE DRIVER IS HIGH. THE VOLTAGE DIVIDER KEEPS THE "ON/OFF" INPUT HIGH UNLESS IT IS ACTIVELY PULLED LOW.


PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.

THE IND072 REGULATORS HAVE A TUNABLE LOOP THAT SHOULD BE ADJUSTED FOR THE AMOUNT OF CAPACITANCE THAT IS ON THE OUTPUT. REFER TO THE APP NOTE FOR SUGGESTED VALUES.

THE ON/OFF PIN NEEDS TO BE HELD AT A LOW LOGIC LEVEL TO TURN THE MODULE ON.

THE "PGOOD" SIGNAL WILL BE PULLED LOW IF THE OUTPUT VOLTAGE IS OUTSIDE OF 10% OF THE SETPOINT VALUE.



PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR


PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title  
3.05: POWER SOURCE VU7P INTERNAL

Size Document Number  
6089-103 Rev  
A

Date: Tuesday, February 26, 2019 Sheet 22 of 74



THE "ON/OFF" INPUTS ON THE IND072 POWER MODULES MUST BE LOW FOR THE MODULES TO OPERATE. THE FET DRIVER WILL PULL THE "ON/OFF" INPUTS LOW WHENEVER THE INPUT TO THE DRIVER IS HIGH. THE VOLTAGE DIVIDER KEEPS THE "ON/OFF" INPUT HIGH UNLESS IT IS ACTIVELY PULLED LOW.


PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.

THE IND072 REGULATORS HAVE A TUNABLE LOOP THAT SHOULD BE ADJUSTED FOR THE AMOUNT OF CAPACITANCE THAT IS ON THE OUTPUT. REFER TO THE APP NOTE FOR SUGGESTED VALUES.

THE ON/OFF PIN NEEDS TO BE HELD AT A LOW LOGIC LEVEL TO TURN THE MODULE ON.

THE "PGOOD" SIGNAL WILL BE PULLED LOW IF THE OUTPUT VOLTAGE IS OUTSIDE OF 10% OF THE SETPOINT VALUE.



THE FULL SCALE ADC VOLTAGE IS  
2.5 VOLTS, AS SET BY THE  
VOLTAGE REFERENCE.

THE 2.5 VOLT AND 3.3 VOLT  
SUPPLY LEVEL IS DIVIDED BY 2.

THE 12 VOLT SUPPLY LEVEL IS  
DIVIDED BY 6.

TEST POINTS TO  
MEASURE VOLTAGES


THE ANTI-ALIASING CUTOFF FREQUENCY IS 15.9 KHZ


A 16 MHZ ADC CLOCK PROVIDES A SAMPLING RATE OF 1  
MEGA-SAMPLES PER SECOND. IF ALL 20 ADC CHANNELS ARE  
USED, THE SAMPLE RATE PER CHANNEL IS 50 KILO-SAMPLES  
PER SECOND, AND THE NYQUIST FREQUENCY IS 25 KHZ.

THE MAXIMUM SOURCE IMPEDANCE FEEDING THE ADC INPUTS  
IS 500 OHMS.

ATCA FPGA BOARD, KU15P AND VU7P, MK1			
Title			
3.07: POWER MEASUREMENT			
Size	Document Number		Rev
	6089-103		A
Date:	Tuesday, February 26, 2019	Sheet	24 of 74









TCA9548A I2C ADDRESS:  
READ OR WRITE  
1 1 1 0 A2 A1 A0  
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER  
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER  
TO SET AN ADDRESS BIT TO '1'.






TCA9548A I2C ADDRESS:  
READ OR WRITE  
1 1 1 0 A2 A1 A0  
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER  
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER  
TO SET AN ADDRESS BIT TO '1'.

A2	A1	A0	I2C BUS SLAVE ADDRESS
L	L	L	112 (decimal), 70 (hexadecimal)
L	L	H	113 (decimal), 71 (hexadecimal)
L	H	L	114 (decimal), 72 (hexadecimal)
L	H	H	115 (decimal), 73 (hexadecimal)
H	L	L	116 (decimal), 74 (hexadecimal)
H	L	H	117 (decimal), 75 (hexadecimal)
H	H	L	118 (decimal), 76 (hexadecimal)
H	H	H	119 (decimal), 77 (hexadecimal)

ATCA FPGA BOARD, KU15P AND VU7P, MK1		
Title		
4.04: I2C FPGA SYSMON		
Size	Document Number	Rev
	6089-103	A
Date:	Thursday, February 28, 2019	Sheet 28 of 74



TCA9548A I2C ADDRESS:  
READ OR WRITE  
1 1 1 0 A2 A1 A0  
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER  
TO SET AN ADDRESS BIT TO '0'.


OMIT THE ZERO-OHM JUMPER  
TO SET AN ADDRESS BIT TO '1'.

TCA9555 I2C ADDRESS:  
READ OR WRITE  
0 1 0 0 A2 A1 A0  
RANGE: 0X20 TO 0X27

INSTALL A ZERO-OHM JUMPER  
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER  
TO SET AN ADDRESS BIT TO '1'.





TCA9548A I2C ADDRESS:  
READ OR WRITE  
1 1 1 0 A2 A1 A0  
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER  
TO SET AN ADDRESS BIT TO '0'.






OMIT THE ZERO-OHM JUMPER  
TO SET AN ADDRESS BIT TO '1'.

THE I2C BUS FOR THE SFP THAT  
PROVIDES LEGACY TTC SUPPORT IS  
LOCATED HERE. IT CAN BE MOVED TO  
A DIFFERENT I2C NETWORK IF  
DESIRED.


TCA9555 I2C ADDRESS:  
READ OR WRITE  
0 1 0 0 A2 A1 A0  
RANGE: 0X20 TO 0X27

INSTALL A ZERO-OHM JUMPER  
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER  
TO SET AN ADDRESS BIT TO '1'.  
RANGE: 0X30 TO 0X37



















THE UTILITY CLOCK MUST CONNECT TO CLOCK-CAPABLE PINS.

THE "KV\_SPARE" SIGNALS ARE INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS BETWEEN THE TWO FPGAS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "KV\_SPARE6" SIGNAL IS CONNECTED TO CLOCK INPUT PINS ON THE KU15P.



K\_DIP\_SW\_1 PG 17 to AV32



K\_DIP\_SW\_2 PG 17 to AU32

K\_LED\_RED PG 17 to AW28

K\_LED\_BLUE PG 17 to BA29

K\_LED\_GREEN PG 17 to AY28


GND to R99, 240, 0402




THIS CONNECTOR IS LOCATED ON THE BOTTOM OF THE BOARD. IF THE SITE IS POPULATED, THE CONNECTOR HEIGHT WILL EXCEED THE ATCA DIMENSIONS.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "K\_TEST\_CONN\_2" SIGNAL IS CONNECTED TO GLOBAL CLOCK RESOURCES.




KU15P  
UNUSED  
BLOCKS









REFER TO THE GTY/GTH USER  
GUIDES FOR DETAILS ON TRACE  
ROUTING FOR THIS RESISTOR.


MUST BE TIED TO "VCCINT" OR "GND".  
DO NOT CONNECT TO "VCCO\_0".  
CONNECT TO "GND" FOR STANDARD  
POR DELAY.

THIS PIN MUST BE TIED TO "GND".

CONNECTING THIS PIN TO "GND" ENABLES  
PULLUPS ON ALL I/O PINS DURING  
CONFIGURATION. THE PULLUPS ARE ABOUT  
15K AT 1.8 VOLTS. IF A PULLDOWN IS  
REQUIRED, IT MUST BE SMALLER THAN 4K TO  
DROP THE VOLTAGE BELOW 0.4 VOLTS. THIS  
PIN MUST NOT FLOAT.

M[2:0] MODE  
000 Master serial  
001 Master SPI  
010 Master BPI  
100 Master SelectMAP  
101 JTAG only  
110 Slave SelectMAP  
111 Slave Serial



THIS SWITCH ON BIT "M2"  
ALLOW A CHOICE OF EITHER  
"MASTER SPI" OR "JTAG ONLY".



THIS DESIGN DOES NOT USE ENCRYPTION, SO  
"VBATT" CAN BE TIED TO "GND"

## QUAD SPI CONFIG FLASH

CONFIGURATION BITSTREAM LENGTHS  
KU15P 290,744,896  
VU7P 427,519,232  
VU9P 641,272,864



## VU7P DONE LED

THE PULLUP RESISTOR IN PARALLEL  
WITH THE LED ENSURES THAT, WHEN  
THE FET IS OFF, THE "V\_FPGA\_DONE"  
SIGNAL IS AT A HIGH LEVEL FOR  
FEEDING THE TM4C CONTROLLER.


ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title  
**6.04: VU7P FPGA CONFIGURATION**

Size Document Number  
**6089-103**



Date: Tuesday, February 26, 2019 Sheet 43 of 74 Rev A













THIS CONNECTOR IS LOCATED ON THE BOTTOM OF THE BOARD. IF THE SITE IS POPULATED, THE CONNECTOR HEIGHT WILL EXCEED THE ATCA DIMENSIONS.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "V\_TEST\_CONN\_5" SIGNAL IS CONNECTED TO GLOBAL CLOCK RESOURCES.





THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUADS "B" AND "D" ARE CLOCKED FROM QUAD "C"

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U65-34

B KU15P  
GTH\_QUAD\_225

AJ12  
XAJ11  
AH10  
XAH9

pK_FF3_RECV0	AW4	MGTHRXPO_B
nK_FF3_RECV0	AW3	MGTHRXNO_B
pK_FF3_XMIT0	AT10	MGHTXP0_B
nK_FF3_XMIT0	AT9	MGHTXNO_B
pK_FF3_RECV1	AV2	MGTHRXPI_B
nK_FF3_RECV1	AV1	MGTHRXNI_B
pK_FF3_XMIT1	AT6	MGHTXP1_B
nK_FF3_XMIT1	AT5	MGHTXN1_B
pK_FF3_RECV2	AU4	MGTHRX2_B
nK_FF3_RECV2	AU3	MGTHRXN2_B
pK_FF3_XMIT2	AR8	MGHTXP2_B
nK_FF3_XMIT2	AR7	MGHTXN2_B
pK_FF3_RECV3	AT2	MGTHRX3_B
nK_FF3_RECV3	AT1	MGTHRXN3_B
pK_FF3_XMIT3	AP10	MGHTXP3_B
nK_FF3_XMIT3	AP9	MGHTXN3_B

FPGA\_KU15P\_A1760

U65-35

C KU15P  
GTH\_QUAD\_226

AG12  
XAG11  
AF10  
XAF9

pK_FF3_RECV4	AR4	MGTHRXPO_C
nK_FF3_RECV4	AR3	MGTHRXNO_C
pK_FF3_XMIT4	AP6	MGHTXP0_C
nK_FF3_XMIT4	AP5	MGHTXNO_C
pK_FF3_RECV5	AP2	MGTHRXPI_C
nK_FF3_RECV5	AP1	MGTHRXNI_C
pK_FF3_XMIT5	AN8	MGHTXP1_C
nK_FF3_XMIT5	AN7	MGHTXN1_C
pK_FF3_RECV6	AN4	MGTHRX2_C
nK_FF3_RECV6	AN3	MGTHRXN2_C
pK_FF3_XMIT6	AM10	MGHTXP2_C
nK_FF3_XMIT6	AM9	MGHTXN2_C
pK_FF3_RECV7	AM2	MGTHRX3_C
nK_FF3_RECV7	AM1	MGTHRXN3_C
pK_FF3_XMIT7	AM6	MGHTXP3_C
nK_FF3_XMIT7	AM5	MGHTXN3_C

FPGA\_KU15P\_A1760


U65-36

D KU15P  
GTH\_QUAD\_227


AE12  
XAE11  
AD10  
XAD9

pK_FF3_RECV8	AL4	MGTHRXPO_D
nK_FF3_RECV8	AL3	MGTHRXNO_D
pK_FF3_XMIT8	AL9	MGHTXP0_D
nK_FF3_XMIT8	AL7	MGHTXNO_D
pK_FF3_RECV9	AK2	MGTHRXPI_D
nK_FF3_RECV9	AK1	MGTHRXNI_D
pK_FF3_XMIT9	AK6	MGHTXP1_D
nK_FF3_XMIT9	AK5	MGHTXN1_D
pK_FF3_RECV10	AJ4	MGTHRX2_D
nK_FF3_RECV10	AJ3	MGTHRXN2_D
pK_FF3_XMIT10	AJ8	MGHTXP2_D
nK_FF3_XMIT10	AJ7	MGHTXN2_D
pK_FF3_RECV11	AH2	MGTHRX3_D
nK_FF3_RECV11	AH1	MGTHRXN3_D
pK_FF3_XMIT11	AH6	MGHTXP3_D
nK_FF3_XMIT11	AH5	MGHTXN3_D

FPGA\_KU15P\_A1760



ON THE "X12" FIREFLY DEVICES AT 14G, PIN 9 IS RESERVED. ON THE "X4" FIREFLY DEVICES AT 28G, PIN 9 IS A 1.8 VOLT POWER PIN. THIS DESIGN PROVIDES FILTERING FOR PIN 9. IF IT CAUSES PROBLEMS ON THE "X12" 14G DEVICES, THE PARTS CAN BE OMITTED FROM THE BUILD.



POWER FILTERING CIRCUIT

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING  
0x50 = 7 BIT ADDRESS  
0xA0 = 8 BIT WRITE ADDRESS  
0xA1 = 8 BIT READ ADDRESS

RECV PORT ADDRESSING  
0x54 = 7 BIT ADDRESS  
0xA8 = 8 BIT WRITE ADDRESS  
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title 7.02: KU15P QUADS BCD FIREFLY X12 #3

Size Document Number 6089-103 Rev A

Date: Tuesday, February 26, 2019 Sheet 50 of 74

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUADS "E" AND "G" ARE CLOCKED FROM QUAD "F"

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U65-37

E KU15P GTH\_QUAD\_228

MGTRFCLK0P\_E  
MGTRFCLK0N\_E

MGTRFCLK1P\_E  
MGTRFCLK1N\_E

pK_FF2_RECV0	AG4	MGTHRXPO_E
nK_FF2_RECV0	AG3	MGTHRXNO_E
pK_FF2_XMIT0	AG8	MGHTXP0_E
nK_FF2_XMIT0	AG7	MGHTXNO_E
pK_FF2_RECV1	AF2	MGTHRXPI_E
nK_FF2_RECV1	AF1	MGTHRXNI_E
pK_FF2_XMIT1	AF6	MGHTXP1_E
nK_FF2_XMIT1	AF5	MGHTXN1_E
pK_FF2_RECV2	AE4	MGTHRX2_E
nK_FF2_RECV2	AE3	MGTHRXN2_E
pK_FF2_XMIT2	AE8	MGHTXP2_E
nK_FF2_XMIT2	AE7	MGHTXN2_E
pK_FF2_RECV3	AD2	MGTHRX3_E
nK_FF2_RECV3	AD1	MGTHRXN3_E
pK_FF2_XMIT3	AD6	MGHTXP3_E
nK_FF2_XMIT3	AD5	MGHTXN3_E

FPGA\_KU15P\_A1760

U65-38

F KU15P GTH\_QUAD\_229

MGTRFCLK0P\_F  
MGTRFCLK0N\_F

MGTRFCLK1P\_F  
MGTRFCLK1N\_F

pK_FF2_RECV4	AC4	MGTHRXPO_F
nK_FF2_RECV4	AC3	MGTHRXNO_F
pK_FF2_XMIT4	AC8	MGHTXP0_F
nK_FF2_XMIT4	AC7	MGHTXNO_F
pK_FF2_RECV5	AB2	MGTHRXPI_F
nK_FF2_RECV5	AB1	MGTHRXNI_F
pK_FF2_XMIT5	AB6	MGHTXP1_F
nK_FF2_XMIT5	AB5	MGHTXN1_F
pK_FF2_RECV6	AA4	MGTHRX2_F
nK_FF2_RECV6	AA3	MGTHRXN2_F
pK_FF2_XMIT6	AA8	MGHTXP2_F
nK_FF2_XMIT6	AA7	MGHTXN2_F
pK_FF2_RECV7	Y2	MGTHRX3_F
nK_FF2_RECV7	Y1	MGTHRXN3_F
pK_FF2_XMIT7	Y6	MGHTXP3_F
nK_FF2_XMIT7	Y5	MGHTXN3_F

FPGA\_KU15P\_A1760

U65-39

G KU15P GTH\_QUAD\_230

MGTRFCLK0P\_G  
MGTRFCLK0N\_G

MGTRFCLK1P\_G  
MGTRFCLK1N\_G

pK_FF2_RECV8	W4	MGTHRXPO_G
nK_FF2_RECV8	W3	MGTHRXNO_G
pK_FF2_XMIT8	W8	MGHTXP0_G
nK_FF2_XMIT8	W7	MGHTXNO_G
pK_FF2_RECV9	V2	MGTHRXPI_G
nK_FF2_RECV9	V1	MGTHRXNI_G
pK_FF2_XMIT9	V6	MGHTXP1_G
nK_FF2_XMIT9	V5	MGHTXN1_G
pK_FF2_RECV10	U4	MGTHRX2_G
nK_FF2_RECV10	U3	MGTHRXN2_G
pK_FF2_XMIT10	U8	MGHTXP2_G
nK_FF2_XMIT10	U7	MGHTXN2_G
pK_FF2_RECV11	T2	MGTHRX3_G
nK_FF2_RECV11	T1	MGTHRXN3_G
pK_FF2_XMIT11	T6	MGHTXP3_G
nK_FF2_XMIT11	T5	MGHTXN3_G


FPGA\_KU15P\_A1760

ATCA FPGA BOARD, KU15P AND VU7P, MK1


Title 7.03: KU15P QUADS EFG FIREFLY X12 #2

Size Document Number 6089-103 Rev A

Date: Tuesday, February 26, 2019 Sheet 51 of 74



ON THE "X12" FIREFLY DEVICES AT 14G, PIN 9 IS RESERVED. ON THE "X4" FIREFLY DEVICES AT 28G, PIN 9 IS A 1.8 VOLT POWER PIN. THIS DESIGN PROVIDES FILTERING FOR PIN 9. IF IT CAUSES PROBLEMS ON THE "X12" 14G DEVICES, THE PARTS CAN BE OMITTED FROM THE BUILD.



POWER FILTERING CIRCUIT

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING  
0x50 = 7 BIT ADDRESS  
0xA0 = 8 BIT WRITE ADDRESS  
0xA1 = 8 BIT READ ADDRESS

REC V PORT ADDRESSING  
0x54 = 7 BIT ADDRESS  
0xA8 = 8 BIT WRITE ADDRESS  
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUADS "H" AND "J" ARE CLOCKED FROM QUAD "I"

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U65-40  
FPGA, KU15P, A1760

H KU15P  
GTH\_QUAD\_231

MGTRFCLK0P\_H  
MGTRFCLK0N\_H  
MGTRFCLK1P\_H  
MGTRFCLK1N\_H

pK_FF1_RECV0	R4	MGTHRX0_H
nK_FF1_RECV0	R3	MGTHRX0_H
pK_FF1_XMIT0	R8	MGHTXP0_H
nK_FF1_XMIT0	R7	MGHTXP0_H
pK_FF1_RECV1	P2	MGTHRX1_H
nK_FF1_RECV1	P1	MGTHRX1_H
pK_FF1_XMIT1	P6	MGHTXP1_H
nK_FF1_XMIT1	P5	MGHTXP1_H
pK_FF1_RECV2	N4	MGTHRX2_H
nK_FF1_RECV2	N3	MGTHRX2_H
pK_FF1_XMIT2	N8	MGHTXP2_H
nK_FF1_XMIT2	N7	MGHTXP2_H
pK_FF1_RECV3	M2	MGTHRX3_H
nK_FF1_RECV3	M1	MGTHRX3_H
pK_FF1_XMIT3	M6	MGHTXP3_H
nK_FF1_XMIT3	M5	MGHTXP3_H

U65-41  
FPGA, KU15P, A1760

I KU15P  
GTH\_QUAD\_232

MGTRFCLK0P\_I  
MGTRFCLK0N\_I  
MGTRFCLK1P\_I  
MGTRFCLK1N\_I


pK_FF1_RECV4	L4	MGTHRX0_I
nK_FF1_RECV4	L3	MGTHRX0_I
pK_FF1_XMIT4	L8	MGHTXP0_I
nK_FF1_XMIT4	L7	MGHTXP0_I
pK_FF1_RECV5	K2	MGTHRX1_I
nK_FF1_RECV5	K1	MGTHRX1_I
pK_FF1_XMIT5	K6	MGHTXP1_I
nK_FF1_XMIT5	K5	MGHTXP1_I
pK_FF1_RECV6	J4	MGTHRX2_I
nK_FF1_RECV6	J3	MGTHRX2_I
pK_FF1_XMIT6	J8	MGHTXP2_I
nK_FF1_XMIT6	J7	MGHTXP2_I
pK_FF1_RECV7	H2	MGTHRX3_I
nK_FF1_RECV7	H1	MGTHRX3_I
pK_FF1_XMIT7	H6	MGHTXP3_I
nK_FF1_XMIT7	H5	MGHTXP3_I

U65-42  
FPGA, KU15P, A1760


J KU15P  
GTH\_QUAD\_233

MGTRFCLK0P\_J  
MGTRFCLK0N\_J  
MGTRFCLK1P\_J  
MGTRFCLK1N\_J

pK_FF1_RECV8	G4	MGTHRX0_J
nK_FF1_RECV8	G3	MGTHRX0_J
pK_FF1_XMIT8	H10	MGHTXP0_J
nK_FF1_XMIT8	H9	MGHTXP0_J
pK_FF1_RECV9	F2	MGTHRX1_J
nK_FF1_RECV9	F1	MGTHRX1_J
pK_FF1_XMIT9	G8	MGHTXP1_J
nK_FF1_XMIT9	G7	MGHTXP1_J
pK_FF1_RECV10	E4	MGTHRX2_J
nK_FF1_RECV10	E3	MGTHRX2_J
pK_FF1_XMIT10	F6	MGHTXP2_J
nK_FF1_XMIT10	F5	MGHTXP2_J
pK_FF1_RECV11	D2	MGTHRX3_J
nK_FF1_RECV11	D1	MGTHRX3_J
pK_FF1_XMIT11	F10	MGHTXP3_J
nK_FF1_XMIT11	F9	MGHTXP3_J



ON THE "X12" FIREFLY DEVICES AT 14G, PIN 9 IS RESERVED. ON THE "X4" FIREFLY DEVICES AT 28G, PIN 9 IS A 1.8 VOLT POWER PIN. THIS DESIGN PROVIDES FILTERING FOR PIN 9. IF IT CAUSES PROBLEMS ON THE "X12" 14G DEVICES, THE PARTS CAN BE OMITTED FROM THE BUILD.



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING  
0x50 = 7 BIT ADDRESS  
0xA0 = 8 BIT WRITE ADDRESS  
0xA1 = 8 BIT READ ADDRESS

REC V PORT ADDRESSING  
0x54 = 7 BIT ADDRESS  
0xA8 = 8 BIT WRITE ADDRESS  
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title  
7.04: KU15P QUADS HIJ FIREFLY X12 #1



Size Document Number  
6089-103

Date: Tuesday, February 26, 2019 Sheet 52 of 74

Rev  
A









THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.




THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_DIFFCLK" ELECTRICAL CONSTRAINT SET.



QUADS "L" AND "N" ARE CLOCKED FROM QUAD "M"

UNUSED CLOCK INPUTS ARE LEFT OPEN.



ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title 7.06: KU15P QUADS LMN FIREFLY X12 #7

Size Document Number 6089-103 Rev A

Date: Tuesday, February 26, 2019 Sheet 54 of 74



U65-28	
O	KU15P
	GTY_QUAD_130
	MGTREFCLK0P_O
Y32	MGTREFCLK0N_O
Y33	
W30	MGTREFCLK1P_O
W31	MGTREFCLK1N_O
AD41	MGTYRXP0_O
AD42	MGTYRXN0_O
AB36	MGTYTXP0_O
AB37	MGTYTXN0_O
AC39	MGTYRXP1_O
AC40	MGTYRXN1_O
AA38	MGTYTXP1_O
AA39	MGTYTXN1_O
AB41	MGTYRXP2_O
AB42	MGTYRXN2_O
AA34	MGTYTXP2_O
AA35	MGTYTXN2_O
Y41	MGTYRXP3_O
Y42	MGTYRXN3_O
Y36	MGTYTXP3_O
Y37	MGTYTXN3_O
FPGA_KU15P_A1760	

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "P" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U65-29

P KU15P  
PTY\_QUAD\_131

MGTREFCLK0P\_P  
MGTREFCLK0N\_P

MGTREFCLK1P\_P  
MGTREFCLK1N\_P

MGTYRXP0\_P  
MGTYRXN0\_P

MGTYTXP0\_P  
MGTYTXN0\_P

MGTYRXP1\_P  
MGTYRXN1\_P

MGTYTXP1\_P  
MGTYTXN1\_P

MGTYRXP2\_P  
MGTYRXN2\_P


MGTYTXP2\_P  
MGTYTXN2\_P

MGTYRXP3\_P  
MGTYRXN3\_P

MGTYTXP3\_P  
MGTYTXN3\_P

FPGA\_KU15P\_A1760

ac\_pK\_CLK0\_CHAN5  
PG 15  
ac\_nK\_CLK0\_CHAN5  
PG 15  
ac\_pK\_CLK1\_CHAN5  
PG 12  
ac\_nK\_CLK1\_CHAN5  
PG 12




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING  
0x50 = 7 BIT ADDRESS  
0xA0 = 8 BIT WRITE ADDRESS  
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:  
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.  
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1


Title  
7.08: KU15P QUAD P FIREFLY X4 #6

Size  
6089-103

Date: Tuesday, February 26, 2019

Sheet 56 of 74

Rev  
A



THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "R" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U65-31

R KU15P  
PTY\_QUAD\_133

MGTREFCLK0P\_R  
MGTREFCLK0N\_R

MGTREFCLK1P\_R  
MGTREFCLK1N\_R

MGTYRX0P\_R  
MGTYRX0N\_R

MGTYTX0P\_R  
MGTYTX0N\_R

MGTYRX1P\_R  
MGTYRX1N\_R

MGTYTX1P\_R  
MGTYTX1N\_R

MGTYRX2P\_R  
MGTYRX2N\_R


MGTYTX2P\_R  
MGTYTX2N\_R

MGTYRX3P\_R  
MGTYRX3N\_R

MGTYTX3P\_R  
MGTYTX3N\_R

FPGA\_KU15P\_A1760

ac\_pK\_CLK0\_CHAN6  
PG 15  
ac\_nK\_CLK0\_CHAN6  
PG 15  
ac\_pK\_CLK1\_CHAN6  
PG 12  
ac\_nK\_CLK1\_CHAN6  
PG 12




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING  
0x50 = 7 BIT ADDRESS  
0xA0 = 8 BIT WRITE ADDRESS  
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:  
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.  
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title  
7.10: KU15P QUAD R FIREFLY X4 #4

Size  
6089-103

Date: Tuesday, February 26, 2019

Sheet 58 of 74

Rev  
A

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS UNUSED, SINCE THE UTILITY FUNCTIONS ARE INDEPENDENT OF THE LHC CLOCK.

THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "S" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

ac\_pK\_UTIL\_CLK\_CHAN1  
PG 15

bc\_pC2C0\_V\_TO\_K  
PG 68

C103 0.1 UF 0402

ac\_pC2C0\_V\_TO\_K  
ac\_nC2C0\_V\_TO\_K

bc\_nC2C0\_V\_TO\_K  
PG 68

C101 0.1 UF 0402

bc\_pC2C0\_K\_TO\_V  
PG 68

bc\_pC2C1\_V\_TO\_K  
PG 68

C115 0.1 UF 0402

ac\_pC2C1\_V\_TO\_K  
ac\_nC2C1\_V\_TO\_K

bc\_nC2C1\_V\_TO\_K  
PG 68

C109 0.1 UF 0402

bc\_pC2C1\_K\_TO\_V  
PG 68

bc\_pC2C2\_V\_TO\_K  
PG 68

C97 0.1 UF 0402

ac\_pC2C2\_V\_TO\_K  
ac\_nC2C2\_V\_TO\_K

bc\_nC2C2\_V\_TO\_K  
PG 68

C96 0.1 UF 0402

bc\_pC2C2\_K\_TO\_V  
PG 68

U65-32

S KU15P  
GTY\_QUAD\_134  
MGTREFCLK0P\_S  
MGTREFCLK0N\_S  
MGTREFCLK1P\_S  
MGTREFCLK1N\_S

D41  
D42

K36  
K37

C39  
C40

K32  
K33

B41  
B42

J34  
J35

A39  
A40


H36  
H37

FPGA\_KU15P\_A1760

THE "C2Cn\_V\_TO\_K" AND "C2Cn\_K\_TO\_V" SIGNALS ARE ROUTED DIRECTLY ON THE PCB. IF ADDITIONAL CHANNELS ARE NEEDED BETWEEN THE TWO FPGAS, USER A FIREFLY LINK.

THE DIRECT SIGNALS ARE AC-COUPLED. SUBSTITUTE A ZERO-OHM RESISTOR IN PLACE OF THE COUPLING CAPACITOR FOR DC-COUPLING.

CONNECT UTILITY NETS HERE



THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "B" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-34

B GTY QUAD 225

MGTRFCLK0P\_B

MGTRFCLK0N\_B

MGTRFCLK1P\_B

MGTRFCLK1N\_B

MGTHRX0P\_B

MGTHRX0N\_B

MGTHTX0P\_B

MGTHTX0N\_B

MGTHRX1P\_B

MGTHRX1N\_B

MGTHTX1P\_B

MGTHTX1N\_B

MGTHRX2P\_B

MGTHRX2N\_B

MGTHTX2P\_B

MGTHTX2N\_B

MGTHRX3P\_B

MGTHRX3N\_B

MGTHTX3P\_B

MGTHTX3N\_B

FPGA\_VU7P\_B2104

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING  
0x50 = 7 BIT ADDRESS  
0xA0 = 8 BIT WRITE ADDRESS  
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.

THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:

If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open. Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

8.02: VU7P QUAD B FIREFLY X4 #1

6089-103

Tuesday, February 26, 2019

Sheet 61 of 74

Rev A



UNUSED CLOCK INPUTS  
ARE LEFT OPEN.

U66-35 FPGA\_VU7P\_B2104  
C GTY QUAD 226

QUAD "C" IS CLOCKED FROM EITHER QUAD "B" OR "D"

AM11  
XAM10  
AK11  
XAK10

MGTRFCLK0P\_C  
MGTRFCLK0N\_C

MGTRFCLK1P\_C  
MGTRFCLK1N\_C

pV\_FF2\_RECV3 AN4  
nV\_FF2\_RECV3 AN3

MGTHRX0\_C  
MGTHRXN0\_C

pV\_FF2\_XMIT3 AN9  
nV\_FF2\_XMIT3 AN8

MGHTXP0\_C  
MGHTXN0\_C

pV\_FF2\_RECV2 AM2  
nV\_FF2\_RECV2 AM1

MGTHRX1\_C  
MGTHRXN1\_C

pV\_FF2\_XMIT2 AM7  
nV\_FF2\_XMIT2 AM6

MGHTXP1\_C  
MGHTXN1\_C

pV\_FF2\_RECV1 AL4  
nV\_FF2\_RECV1 AL3

MGTHRX2\_C  
MGTHRXN2\_C

pV\_FF2\_XMIT1 AL9  
nV\_FF2\_XMIT1 AL8


MGHTXP2\_C  
MGHTXN2\_C

pV\_FF2\_RECV0 AK2  
nV\_FF2\_RECV0 AK1

MGTHRX3\_C  
MGTHRXN3\_C

pV\_FF2\_XMIT0 AK7  
nV\_FF2\_XMIT0 AK6

MGHTXP3\_C  
MGHTXN3\_C




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING  
0x50 = 7 BIT ADDRESS  
0xA0 = 8 BIT WRITE ADDRESS  
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:  
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.  
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title  
8.03: VU7P QUAD C FIREFLY X4 #2

Size  
6089-103

Date: Tuesday, February 26, 2019


Sheet 62 of 74

Rev  
A



THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "D" IS CLOCKED DIRECTLY

U66-36 FPGA\_VU7P\_B2104  
D GTY QUAD 227



**HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:**  
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.  
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.



MGTREFCLK0P\_D  
MGTREFCLK0N\_D  
  
MGTREFCLK1P\_D  
MGTREFCLK1N\_D

MGTHRXP0\_D  
MGTHRXN0\_DMGTHTXP0\_D  
MGTHTXN0\_DMGTHRXP1\_D  
MGTHRXN1\_DMGTHTXP1\_D  
MGHTYXN1\_DMGTHRXP2\_D  
MGTHRYN2\_DMGTHTXP2\_DMGTHRXP3\_DMGTHTXP3\_D


UNUSED CLOCK INPUTS  
ARE LEFT OPEN.

U66-37  
E GTY QUAD 228

QUAD "E" IS CLOCKED FROM QUAD "D"

AD11	FPGA_VU7P_B2104
AD10	MGTREFCLK0P_E
AD10	MGTREFCLK0N_E
AB11	MGTREFCLK1P_E
AB10	MGTREFCLK1N_E

pV_FF4_RECV3	AE4	MGTHRX0_E
nV_FF4_RECV3	AE3	MGTHRX0_E
pV_FF4_XMIT3	AE9	MGHTXP0_E
nV_FF4_XMIT3	AE8	MGHTXP0_E
pV_FF4_RECV2	AD2	MGTHRX1_E
nV_FF4_RECV2	AD1	MGTHRX1_E
pV_FF4_XMIT2	AD7	MGHTXP1_E
nV_FF4_XMIT2	AD6	MGHTXP1_E
pV_FF4_RECV1	AC4	MGTHRX2_E
nV_FF4_RECV1	AC3	MGTHRX2_E
pV_FF4_XMIT1	AC9	MGHTXP2_E
nV_FF4_XMIT1	AC8	MGHTXP2_E
pV_FF4_RECV0	AB2	MGTHRX3_E
nV_FF4_RECV0	AB1	MGTHRX3_E
pV_FF4_XMIT0	AB7	MGHTXP3_E
nV_FF4_XMIT0	AB6	MGHTXP3_E




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING  
0x50 = 7 BIT ADDRESS  
0xA0 = 8 BIT WRITE ADDRESS  
0xA1 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:  
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.  
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.



THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title  
8.05: VU7P QUAD E FIREFLY X4 #4

Size  
6089-103

Date: Tuesday, February 26, 2019

Sheet 64 of 74

Rev  
A


UNUSED CLOCK INPUTS  
ARE LEFT OPEN.

U66-38 FPGA\_VU7P\_B2104  
F GTY QUAD 229

QUAD "F" IS CLOCKED FROM QUAD "G"

Y11  
X Y10  
MGTREFCLK0P\_F  
MGTREFCLK0N\_F  
V11  
X Y10  
MGTREFCLK1P\_F  
MGTREFCLK1N\_F

pV_FF5_RECV3	AA4	MGTHRX0_F
nV_FF5_RECV3	AA3	MGTHRX0_F
pV_FF5_XMIT3	AA9	MGHTXP0_F
nV_FF5_XMIT3	AA8	MGHTXP0_F
pV_FF5_RECV2	Y2	MGTHRX1_F
nV_FF5_RECV2	Y1	MGTHRX1_F
pV_FF5_XMIT2	Y7	MGHTXP1_F
nV_FF5_XMIT2	Y6	MGHTXP1_F
pV_FF5_RECV1	W4	MGTHRX2_F
nV_FF5_RECV1	W3	MGTHRX2_F
pV_FF5_XMIT1	W9	MGHTXP2_F
nV_FF5_XMIT1	W8	MGHTXP2_F
pV_FF5_RECV0	V2	MGTHRX3_F
nV_FF5_RECV0	V1	MGTHRX3_F
pV_FF5_XMIT0	V7	MGHTXP3_F
nV_FF5_XMIT0	V6	MGHTXP3_F




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING  
0x50 = 7 BIT ADDRESS  
0xA0 = 8 BIT WRITE ADDRESS  
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:  
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.  
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title  
8.06: VU7P QUAD F FIREFLY X4 #5

Size  
6089-103

Date: Tuesday, February 26, 2019

Sheet 65 of 74

Rev  
A

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "G" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.


U66-39

G GTY QUAD 230

FPGA\_VU7P\_B2104  
MGTREFCLK0P\_G  
MGTREFCLK0N\_G  
MGTREFCLK1P\_G  
MGTREFCLK1N\_G

pV_FF6_RECV3	U4	MGTHRX0_G
nV_FF6_RECV3	U3	MGTHRXN0_G
pV_FF6_XMIT3	U9	MGHTXP0_G
nV_FF6_XMIT3	U8	MGHTXN0_G
pV_FF6_RECV2	T2	MGTHRX1_G
nV_FF6_RECV2	T1	MGTHRXN1_G
pV_FF6_XMIT2	T7	MGHTXP1_G
nV_FF6_XMIT2	T6	MGHTXN1_G
pV_FF6_RECV1	R4	MGTHRX2_G
nV_FF6_RECV1	R3	MGTHRXN2_G
pV_FF6_XMIT1	R9	MGHTXP2_G
nV_FF6_XMIT1	R8	MGHTXN2_G
pV_FF6_RECV0	P2	MGTHRX3_G
nV_FF6_RECV0	P1	MGTHRXN3_G
pV_FF6_XMIT0	P7	MGHTXP3_G
nV_FF6_XMIT0	P6	MGHTXN3_G

ac\_pV\_CLK0\_CHAN2 PG 16  
ac\_nV\_CLK0\_CHAN2 PG 16  
ac\_pV\_CLK1\_CHAN2 PG 12  
ac\_nV\_CLK1\_CHAN2 PG 12




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING  
0x50 = 7 BIT ADDRESS  
0xA0 = 8 BIT WRITE ADDRESS  
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:  
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.  
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title  
8.07: VU7P QUAD G FIREFLY X4 #6

Size Document Number

6089-103

Date: Tuesday, February 26, 2019

Sheet 66 of 74

Rev

A

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUADS "H" AND "J" ARE CLOCKED FROM QUAD "I"

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-40

GTY QUAD 231

M11  
M10  
K11  
K10  
FPGA\_VU7P\_B2104  
MGTREFCLK0P\_H  
MGTREFCLK0N\_H  
MGTREFCLK1P\_H  
MGTREFCLK1N\_H

pV\_FF11\_RECV0 N4  
nV\_FF11\_RECV0 N3  
pV\_FF11\_XMIT0 N9  
nV\_FF11\_XMIT0 N8  
pV\_FF11\_RECV1 M2  
nV\_FF11\_RECV1 M1  
pV\_FF11\_XMIT1 M7  
nV\_FF11\_XMIT1 M6  
pV\_FF11\_RECV2 L4  
nV\_FF11\_RECV2 L3  
pV\_FF11\_XMIT2 L9  
nV\_FF11\_XMIT2 L8  
pV\_FF11\_RECV3 K2  
nV\_FF11\_RECV3 K1  
pV\_FF11\_XMIT3 K7  
nV\_FF11\_XMIT3 K6  
MGTHRX0\_H  
MGTHRX0\_N\_H  
MGHTXP0\_H  
MGHTXP0\_N\_H  
MGTHRX1\_H  
MGTHRX1\_N\_H  
MGHTXP1\_H  
MGHTXP1\_N\_H  
MGTHRX2\_H  
MGTHRX2\_N\_H  
MGHTXP2\_H  
MGHTXP2\_N\_H  
MGTHRX3\_H  
MGTHRX3\_N\_H  
MGHTXP3\_H  
MGHTXP3\_N\_H

U66-41  
GTY QUAD 232

H11  
H10  
F11  
F10  
MGTREFCLK0P\_I  
MGTREFCLK0N\_I  
MGTREFCLK1P\_I  
MGTREFCLK1N\_I

pV\_FF11\_RECV4 J4  
nV\_FF11\_RECV4 J3  
pV\_FF11\_XMIT4 J9  
nV\_FF11\_XMIT4 J8  
pV\_FF11\_RECV5 H2  
nV\_FF11\_RECV5 H1  
pV\_FF11\_XMIT5 H7  
nV\_FF11\_XMIT5 H6  
pV\_FF11\_RECV6 G4  
nV\_FF11\_RECV6 G3  
pV\_FF11\_XMIT6 G9  
nV\_FF11\_XMIT6 G8  
pV\_FF11\_RECV7 F2  
nV\_FF11\_RECV7 F1  
pV\_FF11\_XMIT7 F7  
nV\_FF11\_XMIT7 F6  
MGTHRX0\_I  
MGTHRX0\_N\_I  
MGHTXP0\_I  
MGHTXP0\_N\_I  
MGTHRX1\_I  
MGTHRX1\_N\_I  
MGHTXP1\_I  
MGHTXP1\_N\_I  
MGTHRX2\_I  
MGTHRX2\_N\_I  
MGHTXP2\_I  
MGHTXP2\_N\_I  
MGTHRX3\_I  
MGTHRX3\_N\_I  
MGHTXP3\_I  
MGHTXP3\_N\_I


FPGA\_VU7P\_B2104

U66-42  
GTY QUAD 233


D11  
D10  
B11  
B10  
MGTREFCLK0P\_J  
MGTREFCLK0N\_J  
MGTREFCLK1P\_J  
MGTREFCLK1N\_J

pV\_FF11\_RECV8 E4  
nV\_FF11\_RECV8 E3  
pV\_FF11\_XMIT8 E9  
nV\_FF11\_XMIT8 E8  
pV\_FF11\_RECV9 D2  
nV\_FF11\_RECV9 D1  
pV\_FF11\_XMIT9 D7  
nV\_FF11\_XMIT9 D6  
pV\_FF11\_RECV10 C4  
nV\_FF11\_RECV10 C3  
pV\_FF11\_XMIT10 C9  
nV\_FF11\_XMIT10 C8  
pV\_FF11\_RECV11 A5  
nV\_FF11\_RECV11 A4  
pV\_FF11\_XMIT11 A9  
nV\_FF11\_XMIT11 A8  
MGTHRX0\_J  
MGTHRX0\_N\_J  
MGHTXP0\_J  
MGHTXP0\_N\_J  
MGTHRX1\_J  
MGTHRX1\_N\_J  
MGHTXP1\_J  
MGHTXP1\_N\_J  
MGTHRX2\_J  
MGTHRX2\_N\_J  
MGTHRX3\_J  
MGTHRX3\_N\_J  
MGHTXP3\_J  
MGHTXP3\_N\_J

FPGA\_VU7P\_B2104



ON THE "X12" FIREFLY DEVICES AT 14G, PIN 9 IS RESERVED. ON THE "X4" FIREFLY DEVICES AT 28G, PIN 9 IS A 1.8 VOLT POWER PIN. THIS DESIGN PROVIDES FILTERING FOR PIN 9. IF IT CAUSES PROBLEMS ON THE "X12" 14G DEVICES, THE PARTS CAN BE OMITTED FROM THE BUILD.



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING  
0x50 = 7 BIT ADDRESS  
0xA0 = 8 BIT WRITE ADDRESS  
0xA1 = 8 BIT READ ADDRESS

RECV PORT ADDRESSING  
0x54 = 7 BIT ADDRESS  
0xA8 = 8 BIT WRITE ADDRESS  
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title  
8.08: VU7P QUADS HIJ FIREFLY X12 #11

Size Document Number  
6089-103

Date: Tuesday, February 26, 2019 Sheet 67 of 74


THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS UNUSED, SINCE THE UTILITY FUNCTIONS ARE INDEPENDENT OF THE LHC CLOCK.

THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "K" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.





THE "C2Cn\_V\_TO\_K" AND "C2Cn\_K\_TO\_V" SIGNALS ARE ROUTED DIRECTLY ON THE PCB. IF ADDITIONAL CHANNELS ARE NEEDED BETWEEN THE TWO FPGAS, USER A FIREFLY LINK.

THE DIRECT SIGNALS ARE AC-COUPLED. SUBSTITUTE A ZERO-OHM RESISTOR IN PLACE OF THE COUPLING CAPACITOR FOR DC-COUPLING.



THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "L" IS CLOCKED DIRECTLY

U66-25  
GTY QUAD 126



FPGA\_VU7P\_B2104



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_28G" ELECTRICAL CONSTRAINT SET.

**HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:**  
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.  
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



UNUSED CLOCK INPUTS  
ARE LEFT OPEN.

U66-26  
M GTY QUAD 127

AR36  
AR37  
AN36  
AN37


MGTREFCLK0P\_M  
MGTREFCLK0N\_M  
MGTREFCLK1P\_M  
MGTREFCLK1N\_M

pV\_FF8\_RECV0 AN45  
nV\_FF8\_RECV0 AN46  
pV\_FF8\_XMIT0 AN40  
nV\_FF8\_XMIT0 AN41  
pV\_FF8\_RECV1 AM43  
nV\_FF8\_RECV1 AM44  
pV\_FF8\_XMIT1 AM38  
nV\_FF8\_XMIT1 AM39  
pV\_FF8\_RECV2 AL45  
nV\_FF8\_RECV2 AL46  
pV\_FF8\_XMIT2 AL40  
nV\_FF8\_XMIT2 AL41  
pV\_FF8\_RECV3 AK43  
nV\_FF8\_RECV3 AK44  
pV\_FF8\_XMIT3 AK38  
nV\_FF8\_XMIT3 AK39

MGTYRXP0\_M  
MGTYRXN0\_M  
MGTYTXP0\_M  
MGTYTXN0\_M  
MGTYRXP1\_M  
MGTYRXN1\_M  
MGTYTXP1\_M  
MGTYTXN1\_M  
MGTYRXP2\_M  
MGTYRXN2\_M  
MGTYTXP2\_M  
MGTYTXN2\_M  
MGTYRXP3\_M  
MGTYRXN3\_M  
MGTYTXP3\_M  
MGTYTXN3\_M

FPGA\_VU7P\_B2104

QUAD "M" IS CLOCKED FROM EITHER QUAD "L" OR "N"




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING  
0x50 = 7 BIT ADDRESS  
0xA0 = 8 BIT WRITE ADDRESS  
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:  
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.  
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title  
8.11: VU7P QUAD M FIREFLY X4 #8

Size  
6089-103

Date: Tuesday, February 26, 2019

Sheet 70 of 74

Rev  
A

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "N" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.


U66-27  
N GTY QUAD 128

AL36  
AL37  
AJ36  
AJ37

MGTYRX0P\_N  
MGTYRX0N\_N  
MGTYTX0P\_N  
MGTYTX0N\_N  
MGTYRX1P\_N  
MGTYRX1N\_N  
MGTYTX1P\_N  
MGTYTX1N\_N  
MGTYRX2P\_N  
MGTYRX2N\_N  
MGTYTX2P\_N  
MGTYTX2N\_N  
MGTYRX3P\_N  
MGTYRX3N\_N  
MGTYTX3P\_N  
MGTYTX3N\_N

FPGA\_VU7P\_B2104

ac\_pV\_CLK0\_CHAN5 PG 16  
ac\_nV\_CLK0\_CHAN5 PG 16  
ac\_pV\_CLK1\_CHAN5 PG 12  
ac\_nV\_CLK1\_CHAN5 PG 12




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING  
0x50 = 7 BIT ADDRESS  
0xA0 = 8 BIT WRITE ADDRESS  
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:  
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.  
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title  
8.12: VU7P QUAD N FIREFLY X4 #9

Size Document Number  
6089-103

Date: Tuesday, February 26, 2019 Sheet 71 of 74



Rev  
A





THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "P" IS CLOCKED DIRECTLY


U66-29  
P GTY QUAD 130



FPGA\_VU7P\_B2104



THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

**HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:**  
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.  
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

ac\_pV\_CLK0\_CHAN7 PG 16

ac\_nV\_CLK0\_CHAN7 PG 16

ac\_pV\_CLK1\_CHAN7 PG 12

ac\_nV\_CLK1\_CHAN7 PG 12

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUADS "Q" AND "S" ARE CLOCKED FROM QUAD "R"

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-30  
Q GTY QUAD 131

W36  
W37  
U36  
U37

MGTREFCLK0P\_Q  
MGTREFCLK0N\_Q  
MGTREFCLK1P\_Q  
MGTREFCLK1N\_Q

pV\_FF12\_RECV11U45  
nV\_FF12\_RECV11U46

pV\_FF12\_XMIT11 U40  
nV\_FF12\_XMIT11 U41

pV\_FF12\_RECV10T43  
nV\_FF12\_RECV10T44

pV\_FF12\_XMIT10 T38  
nV\_FF12\_XMIT10 T39

pV\_FF12\_RECV9 R45  
nV\_FF12\_RECV9 R46

pV\_FF12\_XMIT9 R40  
nV\_FF12\_XMIT9 R41

pV\_FF12\_RECV8 P43  
nV\_FF12\_RECV8 P44

pV\_FF12\_XMIT8 P38  
nV\_FF12\_XMIT8 P39

MGTYRX0\_Q  
MGTYRXN0\_Q  
MGTYTX0\_Q  
MGTYTXN0\_Q  
MGTYRX1\_Q  
MGTYRXN1\_Q  
MGTYTX1\_Q  
MGTYTXN1\_Q  
MGTYRX2\_Q  
MGTYRXN2\_Q  
MGTYTX2\_Q  
MGTYTXN2\_Q  
MGTYRX3\_Q  
MGTYRXN3\_Q  
MGTYTX3\_Q  
MGTYTXN3\_Q

FPGA\_VU7P\_B2104

U66-31  
R GTY QUAD 132

R36  
R37  
N36  
N37

MGTREFCLK0P\_R  
MGTREFCLK0N\_R  
MGTREFCLK1P\_R  
MGTREFCLK1N\_R

pV\_FF12\_RECV7 N45  
nV\_FF12\_RECV7 N46

pV\_FF12\_XMIT7 N40  
nV\_FF12\_XMIT7 N41

pV\_FF12\_RECV6 M43  
nV\_FF12\_RECV6 M44

pV\_FF12\_XMIT6 M38  
nV\_FF12\_XMIT6 M39

pV\_FF12\_RECV5 L45  
nV\_FF12\_RECV5 L46

pV\_FF12\_XMIT5 L40  
nV\_FF12\_XMIT5 L41

pV\_FF12\_RECV4 K43  
nV\_FF12\_RECV4 K44

pV\_FF12\_XMIT4 J40  
nV\_FF12\_XMIT4 J41

MGTYRX0\_R  
MGTYRXN0\_R  
MGTYTX0\_R  
MGTYTXN0\_R  
MGTYRX1\_R  
MGTYRXN1\_R  
MGTYTX1\_R  
MGTYTXN1\_R  
MGTYRX2\_R  
MGTYRXN2\_R  
MGTYTX2\_R  
MGTYTXN2\_R  
MGTYRX3\_R  
MGTYRXN3\_R  
MGTYTX3\_R  
MGTYTXN3\_R

FPGA\_VU7P\_B2104

U66-32  
S GTY QUAD 133

L36  
L37  
K38  
K39

MGTREFCLK0P\_133  
MGTREFCLK0N\_133  
MGTREFCLK1P\_133  
MGTREFCLK1N\_133

pV\_FF12\_RECV3 J45  
nV\_FF12\_RECV3 J46

pV\_FF12\_XMIT3 G40  
nV\_FF12\_XMIT3 G41

pV\_FF12\_RECV2 H43  
nV\_FF12\_RECV2 H44

pV\_FF12\_XMIT2 E42  
nV\_FF12\_XMIT2 E43

pV\_FF12\_RECV1 F45  
nV\_FF12\_RECV1 F46


pV\_FF12\_XMIT1 C42  
nV\_FF12\_XMIT1 C43

pV\_FF12\_RECV0 D45  
nV\_FF12\_RECV0 D46


pV\_FF12\_XMIT0 A42  
nV\_FF12\_XMIT0 A43

MGTYRX0\_133  
MGTYRXN0\_133  
MGTYTX0\_133  
MGTYTXN0\_133  
MGTYRX1\_133  
MGTYRXN1\_133  
MGTYTX1\_133  
MGTYTXN1\_133  
MGTYRX2\_133  
MGTYRXN2\_133  
MGTYTX2\_133  
MGTYTXN2\_133  
MGTYRX3\_133  
MGTYRXN3\_133  
MGTYTX3\_133  
MGTYTXN3\_133

FPGA\_VU7P\_B2104



ON THE "X12" FIREFLY DEVICES AT 14G, PIN 9 IS RESERVED. ON THE "X4" FIREFLY DEVICES AT 28G, PIN 9 IS A 1.8 VOLT POWER PIN. THIS DESIGN PROVIDES FILTERING FOR PIN 9. IF IT CAUSES PROBLEMS ON THE "X12" 14G DEVICES, THE PARTS CAN BE OMITTED FROM THE BUILD.



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING  
0x50 = 7 BIT ADDRESS  
0xA0 = 8 BIT WRITE ADDRESS  
0xA1 = 8 BIT READ ADDRESS

RCV PORT ADDRESSING  
0x54 = 7 BIT ADDRESS  
0xA8 = 8 BIT WRITE ADDRESS  
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS\_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title  
8.15: VU7P QUADS QRS FIREFLY X12 #12

Size Document Number  
6089-103

Date: Tuesday, February 26, 2019 Sheet 74 of 74