

THIS IS A FLAT SCHEMATIC, NOT A HIERARCHICAL ONE. NETS USE "OFFPAGE CONNECTOR" SYMBOLS TO GO FROM PAGE TO PAGE.

THE SCHEMATIC IS DIVIDED INTO SECTIONS OF RELATED FUNCTIONALITY.

THE SECTIONS ARE:

- 1: NOTES AND BLOCK DIAGRAMS
- 2: GLOBAL SIGNALS
- 3: POWER SOURCES AND CONTROLS
- 4: I2C CONTROLS
- 5: KU15P POWER AND SIGNAL (NON-MGT)
- 6: VU7P POWER AND SIGNAL (NON-MGT)
- 7: KU15P MGT TRANSCEIVERS
- 8: VU7P MGT TRANSCEIVERS

TO DO:

CHECK "bc" AND "ac" PREFIXES ON AC-COUPLED SIGNALS

ON VU7P QUAD 'S', CHANGE "...133" TO "...S" IN PIN NAMES


ON VU7P QUAD 'A-J', CHANGE "...GTH" TO "...GTY" IN PIN NAMES

ADD INTER-SHEET REFERENCES

ASSIGN AND LABEL I2C ADDRESSES

SOLDERPASTE PATTERNS FOR UEC5_UCCE FOOTPRINT

NETS TO STUDY / DOCUMENT







Figure 1-86: XCKU15P Banks in FFVA1760 Package

EACH "K_CLK_CHn" CONSISTS OF TWO CLOCKS. ONE IS FROM A FIXED OSCILLATOR AND THE OTHER IS DERIVED FROM AN "LHC" CLOCK.


THERE ARE 2 FIXED OSCILLATORS. ONE FEEDS THE QUADS ON THE LEFT SIDE OF THE CHIP AND THE OTHER FEEDS THE QUADS ON THE RIGHT SIDE OF THE CHIP.

VU7P TRANSCEIVER ASSIGNMENTS AND CLOCKED QUADS




BU/CU Apollo ATCA Backplane Signal Distribution


02 Feb 2019





Charlie Strohman crs5@cornell.edu





THESE SHAPES DEFINE HOLES AND KEEPOUT AREAS FOR THE SPLICE PLATES.





THESE HOLES ARE FOR MOUNTING THE FIREFLY HEATSINKS



THESE HOLES ARE FOR MOUNTING THE TOP COVER






THESE HOLES ARE FOR MOUNTING THE BOTTOM COVER



THESE SHAPES DEFINE MECHANICAL OBJECTS THAT SHOULD BE IN THE BILL OF MATERIALS.


- | | |
|--------------------------------------|-----------------------|
| M1
KU15P HEATSINK | M23
HEATSINK PLATE |
| M3
M3 STANDOFF | M4
M3 STANDOFF |
| M5
M3 STANDOFF | M6
M3 STANDOFF |
| M7
M3 STANDOFF | M8
M3 STANDOFF |
| M2
VU7P HEATSINK | M24
HEATSINK PLATE |
| M9
M3 STANDOFF | M10
M3 STANDOFF |
| M11
M3 STANDOFF | M12
M3 STANDOFF |
| M13
M3 STANDOFF | M14
M3 STANDOFF |
| M15
FIREFLY HEATSINK (LEFT SIDE) | |
| M16
M2.5 STANDOFF | M17
M2.5 STANDOFF |
| M18
M2.5 STANDOFF | |
| M19
FIREFLY HEATSINK (RIGHT SIDE) | |
| M20
M2.5 STANDOFF | M21
M2.5 STANDOFF |
| M22
M2.5 STANDOFF | |

Bench Top Power Inlet




ET60T-D02-3-08-000

THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIe OR AXI-C2C. PADS ARE PROVIDED FOR EITHER AC COUPLING CAPACITORS OR DC ZERO OHM RESISTORS.




VU7P AND BACKPLANE CLOCK SIGNALS ONLY




ERM8-013-01-L-D-RA-DS

THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIe OR AXI-C2C. PADS ARE PROVIDED FOR EITHER AC COUPLING CAPACITORS OR DC ZERO OHM RESISTORS.




AC COUPLED SIGNALS
bc = BEFORE CAPACITOR
ac = AFTER CAPACITOR

KU15P SIGNALS ONLY



ERM8-013-01-L-D-RA-DS






AS PER TABLE 25.7 OF THE TM4C1290
MANUAL, THE UNUSED "OSC0" AND
"XOSC0" PINS GET TIED TO GND. "OSC1"
AND "XOSC1" ARE NC.

AS PER TABLE 25.7 OF THE TM4C1290
MANUAL, THE UNUSED "/WAKE" PIN
GET TIED TO GND AND "/HIB" IS NC.

THE ACTIVE-LO "/RESET" INPUT WILL BE ASSERTED WHEN ANY OF THE FOLLOWING ARE TRUE:

- 1) POWER HAS JUST BEEN APPLIED
- 2) THE FRONT-PANEL RESET SWITCH HAS BEEN ACTIVATED
- 3) THE SERVICE BLADE IS ATTACHED AND IS HOLDING "BLADE_POWER_EN" LO.


IF THE SERVICE BLADE IS NOT ATTACHED, THE PULLUP RESISTOR ON "BLADE_POWER_EN" WILL ASSERT THAT SIGNAL AND ALLOW THE BOARD TO POWER UP.





Size	Document Number	R
------	-----------------	---

R

Date: Sunday, February 17, 2019 Sheet 11 of 75











SI5340 I2C ADDRESS:
READ OR WRITE
1 1 1 0 1 A1 A0
RANGE: 0X74 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.


OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.









THESE CLOCKS DRIVE THE KU15P MGT QUADS USED FOR UTILITY FUNCTIONS, LIKE PCIe. THEY ALSO PROVIDE A CLOCK TO THE LOGIC FABRIC.




THESE CLOCKS DRIVE THE FIREFLY "GTY1" TRANSCEIVERS ON THE RIGHT SIDE OF THE VU7P.




THESE CLOCKS DRIVE THE FIREFLY "GTY2" TRANSCEIVERS ON THE LEFT SIDE OF THE VU7P.




THESE CLOCKS DRIVE THE VU7P MGT QUADS USED FOR UTILITY FUNCTIONS, LIKE PCIe. THEY ALSO PROVIDE A CLOCK TO THE LOGIC FABRIC.




ATCA FPGA BOARD, KU15P AND VU7P, MK1			
Title			
2.11: BETWEEN FPGA CONNECTIONS			
Size	Document Number		Rev
	6089-103		A
Date:	Monday, February 11, 2019	Sheet	17 of 75



KU15P DIP SWITCH




VU7P DIP SWITCH







TM4C ACTIVE LED

THE "TM4C_ACTIVE" SIGNAL WILL BE ASSERTED WHEN BOTH THE 3.3V AND 1.8V MANAGEMENT SUPPLIES ARE GOOD, THE "ENABLE" SIGNAL FROM THE SERVICE BLADE IS HIGH, AND THE "RESET" SWITCH IS NOT ACTIVATED.





POWER OK LED


THE "BLADE_POWER_OK" SIGNAL WILL BE ASSERTED WHEN THE TM4C HAS FINISHED TURNING ON ALL FPGA POWER SUPPLIES, AND THEY ARE ALL GOOD.




UTILITY CONNECTIONS BETWEEN THE TM4C CONTROLLER AND THE FPGAS. THE LEVEL TRANSLATORS ARE UNI-DIRECTIONAL.




TM4C CONTROLLER LED








KU15P LED



VU7P LED








THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.

THE POWER_GOOD "PG" SIGNALS ARE, BY DEFAULT, PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS.

IF THE DRIVERS ARE LEFT IN THEIR DEFAULT STATE, OMIT THE PULLUP RESISTORS AND FORM A VOLTAGE DIVIDER WITH THE SERIES RESISTOR AND THE RESISTOR TO GND.

IF THE LGA80D IS REPROGRAMMED, BEFORE BEING ENABLED, FOR AN OPEN-DRAIN OUTPUT, THEN OMIT THE RESISTOR TO GND, INSERT THE PULLUP RESISTOR, AND MAKE THE SERIES RESISTOR BE A ZERO-OHM JUMPER.

THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.




SPREAD THESE CAPACITORS AROUND THE BOARD

PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.

ATCA FPGA BOARD, KU15P AND VU7P, MK1			
Title			
3.02: POWER GLOBAL 3.3V AND 1.8V			
Size	Document Number		Rev
	6089-103		A
Date:	Sunday, February 17, 2019	Sheet	20 of 75



PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.


ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
3.03: POWER SOURCE KU15P INTERNAL


Size Document Number
6089-103

Date: Sunday, February 17, 2019 Sheet 21 of 75

Rev
A



THE "ON/OFF" INPUTS ON THE IND072 POWER MODULES MUST BE LOW FOR THE MODULES TO OPERATE. THE FET DRIVER WILL PULL THE "ON/OFF" INPUTS LOW WHENEVER THE INPUT TO THE DRIVER IS HIGH. THE VOLTAGE DIVIDER KEEPS THE "ON/OFF" INPUT HIGH UNLESS IT IS ACTIVELY PULLED LOW.



PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.


ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
3.05: POWER SOURCE VU7P INTERNAL

Size Document Number
6089-103

Rev
A

Date: Sunday, February 17, 2019 Sheet 23 of 75



THE "ON/OFF" INPUTS ON THE IND072 POWER MODULES MUST BE LOW FOR THE MODULES TO OPERATE. THE FET DRIVER WILL PULL THE "ON/OFF" INPUTS LOW WHENEVER THE INPUT TO THE DRIVER IS HIGH. THE VOLTAGE DIVIDER KEEPS THE "ON/OFF" INPUT HIGH UNLESS IT IS ACTIVELY PULLED LOW.

PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.

THE IND072 REGULATORS HAVE A TUNABLE LOOP THAT SHOULD BE ADJUSTED FOR THE AMOUNT OF CAPACITANCE THAT IS ON THE OUTPUT. REFER TO THE APP NOTE FOR SUGGESTED VALUES.

THE ON/OFF PIN NEEDS TO BE HELD AT A LOW LOGIC LEVEL TO TURN THE MODULE ON.

THE "PGOOD" SIGNAL WILL BE PULLED LOW IF THE OUTPUT VOLTAGE IS OUTSIDE OF 10% OF THE SETPOINT VALUE.

ATCA FPGA BOARD, KU15P AND VU7P, MK1			
Title			
3.06: POWER SOURCE VU7P MGT XCVR			
Size	Document Number		Rev
	6089-103		A
Date:	Sunday, February 17, 2019		Sheet 24 of 75

THE ANTI-ALIASING CUTOFF FREQUENCY IS 15.9 KHZ


A 16 MHZ ADC CLOCK PROVIDES A SAMPLING RATE OF 1 MEGA-SAMPLES PER SECOND. IF ALL 20 ADC CHANNELS ARE USED, THE SAMPLE RATE PER CHANNEL IS 50 KILO-SAMPLES PER SECOND, AND THE NYQUIST FREQUENCY IS 25 KHZ.


THE MAXIMUM SOURCE IMPEDANCE FEEDING THE ADC INPUTS IS 500 OHMS.


THE FULL SCALE ADC VOLTAGE IS 2.5 VOLTS, AS SET BY THE VOLTAGE REFERENCE.

THE 2.5 VOLT AND 3.3 VOLT SUPPLY LEVEL IS DIVIDED BY 2.

THE 12 VOLT SUPPLY LEVEL IS DIVIDED BY 6.









TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.





THE SYSTEM MONITOR I2C PORTS ON THE FPGAS USE AN I/O VOLTAGE OF 1.8 VOLTS. THE TCA9548A ACTS AS A LEVEL SHIFTER AS WELL AS A BUS SWITCH. THE FPGA SIGNAL PULLUPS CONNECT TO 1.8 VOLTS. THE RECOMMENDED PULLUP IS 10K.


TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

A2	A1	A0	I2C BUS SLAVE ADDRESS
L	L	L	112 (decimal), 70 (hexadecimal)
L	L	H	113 (decimal), 71 (hexadecimal)
L	H	L	114 (decimal), 72 (hexadecimal)
L	H	H	115 (decimal), 73 (hexadecimal)
H	L	L	116 (decimal), 74 (hexadecimal)
H	L	H	117 (decimal), 75 (hexadecimal)
H	H	L	118 (decimal), 76 (hexadecimal)
H	H	H	119 (decimal), 77 (hexadecimal)


ATCA FPGA BOARD, KU15P AND VU7P, MK1		
Title		
4.04: I2C FPGA SYSMON		
Size	Document Number	Rev
	6089-103	A
Date:	Sunday, February 17, 2019	Sheet 29 of 75



TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.



TCA9555 I2C ADDRESS:
READ OR WRITE
0 1 0 0 A2 A1 A0
RANGE: 0X20 TO 0X27

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.






ATCA FPGA BOARD, KU15P AND VU7P, MK1



Title
4.06: I2C VU7P OPTICS

Size Document Number
6089-103

Date: Sunday, February 17, 2019 Sheet 31 of 75

Rev
A





ON MIXED TRANSCEIVER DEVICES, REGIONS "LN" AND "LS" ARE GTY TRANSCEIVERS. REGIONS "RN" AND "RS" ARE GTH TRANSCEIVERS.

MUST BE TIED TO "VCCINT" OR "GND".
DO NOT CONNECT TO "VCCO_0".
CONNECT TO "GND" FOR STANDARD
POR DELAY.


THIS PIN MUST BE TIED TO "GND".

CONNECTING THIS PIN TO "GND" ENABLES
PULLUPS ON ALL I/O PINS DURING
CONFIGURATION. THE PULLUPS ARE ABOUT
15K AT 1.8 VOLTS. IF A PULLDOWN IS
REQUIRED, IT MUST BE SMALLER THAN 4K TO
DROP THE VOLTAGE BELOW 0.4 VOLTS. THIS
PIN MUST NOT FLOAT.

M[2:0] MODE
000 Master serial
001 Master SPI
010 Master BPI
100 Master SelectMAP
101 JTAG only
110 Slave SelectMAP
111 Slave Serial



THIS SWITCH ON BIT "M2"
ALLOW A CHOICE OF EITHER
"MASTER SPI" OR "JTAG ONLY".

PULLUPS/PULLDOWNS ON THE
BOOT MODE CONFIGURATION
INPUTS MUST BE 1K OR LESS.




QUAD SPI CONFIG FLASH


CONFIGURATION BITSTREAM LENGTHS
KU15P 290,744,896
VU7P 427,519,232
VU9P 641,272,864





KU15P DONE LED

THE PULLUP RESISTOR IN PARALLEL
WITH THE LED ENSURES THAT, WHEN
THE FET IS OFF, THE "/K_FPGA_DONE"
SIGNAL IS AT A HIGH LEVEL FOR
FEEDING THE TM4C CONTROLLER.










THIS CONNECTOR IS LOCATED ON THE BOTTOM OF THE BOARD. IF THE SITE IS POPULATED, THE CONNECTOR HEIGHT WILL EXCEED THE ATCA DIMENSIONS.


THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "K_TEST_CONN_2" SIGNAL IS CONNECTED TO GLOBAL CLOCK RESOURCES.










CONNECTING THIS PIN TO "GND" ENABLES PULLUPS ON ALL I/O PINS DURING CONFIGURATION. THE PULLUPS ARE ABOUT 15K AT 1.8 VOLTS. IF A PULLDOWN IS REQUIRED, IT MUST BE SMALLER THAN 4K TO DROP THE VOLTAGE BELOW 0.4 VOLTS. THIS PIN MUST NOT FLOAT.

M[2:0]	MODE
000	Master serial
001	Master SPI
010	Master BPI
100	Master SelectMAP
101	JTAG only
110	Slave SelectMAP
111	Slave Serial



THIS SWITCH ON BIT "M2"
ALLOW A CHOICE OF EITHER
"MASTER SPI" OR "JTAG ONLY".

PULLUPS/PULLDOWNS ON THE BOOT MODE CONFIGURATION INPUTS MUST BE 1K OR LESS.

THIS DESIGN DOES NOT USE ENCRYPTION, SO
"VBATT" CAN BE TIED TO "GND"




CONFIGURATION BITSTREAM LENGTHS
KU15P 290,744,896
VU7P 427,519,232
VU9P 641,272,864




VU7P DONE LED


THE PULLUP RESISTOR IN PARALLEL WITH THE LED ENSURES THAT, WHEN THE FET IS OFF, THE "/V_FPGA_DONE" SIGNAL IS AT A HIGH LEVEL FOR FEEDING THE TM4C CONTROLLER.



BANK 65 CONTAINS MANY DUAL-FUNCTION PINS THAT CAN BE USED DURING CONFIGURATION. THOSE PINS WILL BE MARKED AS "NO CONNECT" AND SHOULD NOT BE USED FOR NORMAL LOGIC.



THE UTILITY CLOCK MUST
CONNECT TO
CLOCK-CAPABLE PINS.



FPGA_VU7P_B2104

THESE CLOCK SIGNALS CONNECT TO
ONE SIDE OF THE "SLR" BOUNDARY.

ac_nV_UTIL_CLK_CHAN3 >>

ac_pV_UTIL_CLK_CHAN3 >>

LOGIC FABRIC BOTTOM

V_LED_BLUE >>

V_DIP_SW_1 >>


V_DIP_SW_2 >>

V_LED_RED >>


V_LED_GREEN >>

R467 240 0402

GND <- R467 240 0402



FPGA_VU7P_B2104



THE "KV_SPARE" SIGNALS ARE INTENDED FOR
DEBUGGING OR FOR UNFORSEEN I/O NEEDS BETWEEN
THE TWO FPGAS. EACH PAIR IS ROUTED AS A 100 OHM
DIFFERENTIAL PAIR.

THE "KV_SPARE0" AND "KV_SPARE2" SIGNALS ARE
CONNECTED TO CLOCK INPUT PINS ON THE VU7P.



ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
6.07 VU7P UTILITY BANKS

Size
Document Number
6089-103

Rev
A


Date: Sunday, February 17, 2019 Sheet 47 of 75




THIS CONNECTOR IS LOCATED ON THE BOTTOM OF THE BOARD. IF THE SITE IS POPULATED, THE CONNECTOR HEIGHT WILL EXCEED THE ATCA DIMENSIONS.




THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "V_TEST_CONN_5" SIGNAL IS CONNECTED TO GLOBAL CLOCK RESOURCES.






UTILITY NETS FROM THE SERVICE BOARD HIGH SPEED CONNECTOR



The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.




ATCA FPGA BOARD, KU15P AND VU7P, MK1


7.02: KU15P QUADS BCD FIREFLY X12 #3

Size Document Number 6089-103

Date: Sunday, February 17, 2019 Sheet 51 of 75

Rev A







QUAD "K" IS UNUSED

U65-24

K

KU15P
GTH_QUAD_234

L12

L11

×

K10

×

K9

C4

C3

E8

E7

B2

B1

D6

D5

B6

B5

D10

D9

A4

A3

C8

C7

MGTREFCLK0P_K

MGTREFCLK0N_K

MGTREFCLK1P_K

MGTREFCLK1N_K

MGTYRXP0_K

MGTYRXN0_K

MGTYTXP0_K

MGTYTXN0_K

MGTYRXP1_K

MGTYRXN1_K

MGTYTXP1_K

MGTYTXN1_K

MGTYRXP2_K

MGTYRXN2_K

MGTYTXP2_K

MGTYTXN2_K


MGTYRXP3_K

MGTYRXN3_K

MGTYTXP3_K

MGTYTXN3_K

FPGA_KU15P_A1760



QUAD "O" IS UNUSED

U65-28

Y32

Y33

W30

W31

O

KU15P

GTY_QUAD_130

MGTREFCLK0P_O

MGTREFCLK0N_O

MGTREFCLK1P_O

MGTREFCLK1N_O

MGTYRXP0_O

MGTYRXN0_O

MGTYTXP0_O

MGTYTXN0_O

MGTYRXP1_O

MGTYRXN1_O

MGTYTXP1_O

MGTYTXN1_O

MGTYRXP2_O

MGTYRXN2_O

MGTYTXP2_O

MGTYTXN2_O

MGTYRXP3_O

MGTYRXN3_O

MGTYTXP3_O

MGTYTXN3_O

FPGA_KU15P_A1760

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "P" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U65-29

P KU15P
PTY_QUAD_131

MGTREFCLK0P_P
MGTREFCLK0N_P

MGTREFCLK1P_P
MGTREFCLK1N_P

pK_FF6_RECV0 V41
nK_FF6_RECV0 V42

pK_FF6_XMIT0 W38
nK_FF6_XMIT0 W39

pK_FF6_RECV1 T41
nK_FF6_RECV1 T42

pK_FF6_XMIT1 W34
nK_FF6_XMIT1 W35


pK_FF6_RECV2 P41
nK_FF6_RECV2 P42

pK_FF6_XMIT2 V36
nK_FF6_XMIT2 V37

pK_FF6_RECV3 N39
nK_FF6_RECV3 N40

pK_FF6_XMIT3 U38
nK_FF6_XMIT3 U39

FGPA_KU15P_A1760




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
7.08: KU15P QUAD P FIREFLY X4 #6

Size
6089-103

Date: Sunday, February 17, 2019

Sheet 57 of 75

Rev
A

UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U65-30


Q KU15P
GTY_QUAD_132

T32
X T33
MGTRFCLK0P_Q
MGTRFCLK0N_Q
R30
X R31
MGTRFCLK1P_Q
MGTRFCLK1N_Q

pK_FF5_RECV0	M41	MGTYRXP0_Q
nK_FF5_RECV0	M42	MGTYRXN0_Q
pK_FF5_XMIT0	U34	MGTYTXP0_Q
nK_FF5_XMIT0	U35	MGTYTXN0_Q
pK_FF5_RECV1	L39	MGTYRXP1_Q
nK_FF5_RECV1	L40	MGTYRXN1_Q
pK_FF5_XMIT1	T36	MGTYTXP1_Q
nK_FF5_XMIT1	T37	MGTYTXN1_Q
pK_FF5_RECV2	K41	MGTYRXP2_Q
nK_FF5_RECV2	K42	MGTYRXN2_Q
pK_FF5_XMIT2	R38	MGTYTXP2_Q
nK_FF5_XMIT2	R39	MGTYTXN2_Q
pK_FF5_RECV3	J39	MGTYRXP3_Q
nK_FF5_RECV3	J40	MGTYRXN3_Q
pK_FF5_XMIT3	R34	MGTYTXP3_Q
nK_FF5_XMIT3	R35	MGTYTXN3_Q

FPGA_KU15P_A1760

QUAD "Q" CAN BE CLOCKED FROM QUAD "P" OR QUAD "R"




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
7.09: KU15P QUAD R FIREFLY X4 #5

Size Document Number
6089-103

Date: Sunday, February 17, 2019 Sheet 58 of 75

Rev
A

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "R" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.


U65-31

R KU15P
PTY_QUAD_133

MGTREFCLK0P_R
MGTREFCLK0N_R
MGTREFCLK1P_R
MGTREFCLK1N_R

pK_FF4_RECV0 H41
nK_FF4_RECV0 H42
pK_FF4_XMIT0 P36
nK_FF4_XMIT0 P37
pK_FF4_RECV1 G39
nK_FF4_RECV1 G40
pK_FF4_XMIT1 N34
nK_FF4_XMIT1 N35
pK_FF4_RECV2 F41
nK_FF4_RECV2 F42
pK_FF4_XMIT2 M36
nK_FF4_XMIT2 M37
pK_FF4_RECV3 E39
nK_FF4_RECV3 E40
pK_FF4_XMIT3 L34
nK_FF4_XMIT3 L35

FGPA_KU15P_A1760




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

ATCA FPGA BOARD, KU15P AND VU7P, MK1


Title
7.10: KU15P QUAD R FIREFLY X4 #4

Size Document Number
6089-103

Date: Sunday, February 17, 2019 Sheet 59 of 75

Rev
A

UNUSED CLOCK INPUTS
ARE LEFT OPEN.



THE "C2Cn_V_TO_K" AND "C2Cn_K_TO_V" SIGNALS ARE ROUTED DIRECTLY ON THE PCB. IF ADDITIONAL CHANNELS ARE NEEDED BETWEEN THE TWO FPGAS, USER A FIREFLY LINK.

THE DIRECT SIGNALS ARE AC-COUPLED. SUBSTITUTE A ZERO-OHM RESISTOR IN PLACE OF THE COUPLING CAPACITOR FOR DC-COUPLING.

CONNECT UTILITY NETS HERE

ATCA FPGA BOARD, KU15P AND VU7P, MK1			
Title 7.11: KU15P QUAD S CHIP-TO-CHIP			
Size	Document Number 6089-103		Rev A
Date:	Thursday, February 14, 2019	Sheet 60 of 75	

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS UNUSED, SINCE THE UTILITY FUNCTIONS ARE INDEPENDENT OF THE LHC CLOCK.

THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "A" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-33
A GTY QUAD 224

ac_pV_UTIL_CLK_CHAN0
ac_nV_UTIL_CLK_CHAN0



AW9
AW8
AV11
AV10
MGTREFCLK0P_A
MGTREFCLK0N_A
MGTREFCLK1P_A
MGTREFCLK1N_A

ac_pMGT_Z_TO_V_2
ac_nMGT_Z_TO_V_2



BC2
BC1
MGTHRXP0_A
MGTHRXN0_A

bc_pMGT_V_TO_Z_2
bc_nMGT_V_TO_Z_2



BF5
BF4
MGHTTXP0_A
MGHTTXN0_A

ac_pMGT_Z_TO_V_1
ac_nMGT_Z_TO_V_1



BA2
BA1
MGTHRXP1_A
MGTHRXN1_A

bc_pMGT_V_TO_Z_1
bc_nMGT_V_TO_Z_1



BD5
BD4
MGHTTXP1_A
MGHTTXN1_A

AW4
AW3
MGTHRXP2_A
MGTHRXN2_A

BB5
BB4
MGHTTXP2_A
MGHTTXN2_A

ac_pV_TTC_IN
ac_nV_TTC_IN



AV2
AV1
MGTHRXP3_A
MGTHRXN3_A

bc_pV_TTS_OUT
bc_nV_TTS_OUT



AV7
AV6
MGHTTXP3_A
MGHTTXN3_A

FPGA_VU7P_B2104

UTILITY NETS FROM THE SERVICE BOARD HIGH SPEED CONNECTOR

ATCA FPGA BOARD, KU15P AND VU7P, MK1			
Title			
8.01: VU7P QUAD A UTILITY #1			
Size	Document Number		Rev
	6089-103		A
Date:	Thursday, February 14, 2019	Sheet	61 of 75

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "B" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-34


B GTY QUAD 225

AT11 MGTREFCLK0P_B
AT10 MGTREFCLK0N_B
AP11 MGTREFCLK1P_B
AP10 MGTREFCLK1N_B

pV_FF1_RECV3 AU4 MGTHRXPO_B
nV_FF1_RECV3 AU3 MGTHRXNO_B
pV_FF1_XMIT3 AU9 MGHTTXPO_B
nV_FF1_XMIT3 AU8 MGHTTXNO_B
pV_FF1_RECV2 AT2 MGTHRXPI_B
nV_FF1_RECV2 AT1 MGTHRXNI_B
pV_FF1_XMIT2 AT7 MGHTTXPI_B
nV_FF1_XMIT2 AT6 MGHTTXNI_B
pV_FF1_RECV1 AR4 MGTHRX2P_B
nV_FF1_RECV1 AR3 MGTHRX2N_B
pV_FF1_XMIT1 AR9 MGHTTX2P_B
nV_FF1_XMIT1 AR8 MGHTTX2N_B
pV_FF1_RECV0 AP2 MGTHRX3P_B
nV_FF1_RECV0 AP1 MGTHRX3N_B
pV_FF1_XMIT0 AP7 MGHTTX3P_B
nV_FF1_XMIT0 AP6 MGHTTX3N_B

FPGA_VU7P_B2104

ac_pV_CLK0_CHAN0 >>
ac_nV_CLK0_CHAN0 >>
ac_pV_CLK1_CHAN0 >>
ac_nV_CLK1_CHAN0 >>




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
8.02: VU7P QUAD B FIREFLY X4 #1

Size Document Number
6089-103

Date: Sunday, February 17, 2019 Sheet 62 of 75 Rev A

UNUSED CLOCK INPUTS
ARE LEFT OPEN.


U66-35 FPGA_VU7P_B2104
C GTY QUAD 226

QUAD "C" IS CLOCKED FROM EITHER QUAD "B" OR "D"

AM11
XAM10
AK11
XAK10

MGTRFCLK0P_C
MGTRFCLK0N_C
MGTRFCLK1P_C
MGTRFCLK1N_C

pV_FF2_RECV3	AN4	MGTHRX0_C
nV_FF2_RECV3	AN3	MGTHRX0_C
pV_FF2_XMIT3	AN9	MGHTXP0_C
nV_FF2_XMIT3	AN8	MGHTXP0_C
pV_FF2_RECV2	AM2	MGTHRX1_C
nV_FF2_RECV2	AM1	MGTHRX1_C
pV_FF2_XMIT2	AM7	MGHTXP1_C
nV_FF2_XMIT2	AM6	MGHTXP1_C
pV_FF2_RECV1	AL4	MGTHRX2_C
nV_FF2_RECV1	AL3	MGTHRX2_C
pV_FF2_XMIT1	AL9	MGHTXP2_C
nV_FF2_XMIT1	AL8	MGHTXP2_C
pV_FF2_RECV0	AK2	MGTHRX3_C
nV_FF2_RECV0	AK1	MGTHRX3_C
pV_FF2_XMIT0	AK7	MGHTXP3_C
nV_FF2_XMIT0	AK6	MGHTXP3_C




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
8.03: VU7P QUAD C FIREFLY X4 #2

Size Document Number
6089-103

Date: Sunday, February 17, 2019 Sheet 63 of 75 Rev A

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "D" IS CLOCKED DIRECTLY


UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-36 FPGA_VU7P_B2104
D GTY QUAD 227

ac_pV_CLK0_CHAN1
ac_nV_CLK0_CHAN1
ac_pV_CLK1_CHAN1
ac_nV_CLK1_CHAN1

MGTHRX0P_D
MGTHRX0N_D
MGTHRX1P_D
MGTHRX1N_D
MGTHRX2P_D
MGTHRX2N_D
MGTHRX3P_D
MGTHRX3N_D

MGTHRX0P_D
MGTHRX0N_D
MGTHRX1P_D
MGTHRX1N_D
MGTHRX2P_D
MGTHRX2N_D
MGTHRX3P_D
MGTHRX3N_D




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1


Title
8.04: VU7P QUAD D FIREFLY X4 #3

Size
6089-103



Date: Sunday, February 17, 2019

Sheet 64 of 75

Rev
A



AD11	FPGA_VU7P_B2104
AD10	MGTREFCLK0P_E
AD9	MGTREFCLK0N_E
AB11	
AB10	MGTREFCLK1P_E
AB9	MGTREFCLK1N_E




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.


UNUSED CLOCK INPUTS
ARE LEFT OPEN.

U66-38 FPGA_VU7P_B2104
F GTY QUAD 229

QUAD "F" IS CLOCKED FROM QUAD "G"

Y11
X Y10
MGTRFCLK0P_F
MGTRFCLK0N_F
V11
X Y10
MGTRFCLK1P_F
MGTRFCLK1N_F

pV_FF5_RECV3	AA4	MGTHRX0_F
nV_FF5_RECV3	AA3	MGTHRX0_F
pV_FF5_XMIT3	AA9	MGHTXP0_F
nV_FF5_XMIT3	AA8	MGHTXP0_F
pV_FF5_RECV2	Y2	MGTHRX1_F
nV_FF5_RECV2	Y1	MGTHRX1_F
pV_FF5_XMIT2	Y7	MGHTXP1_F
nV_FF5_XMIT2	Y6	MGHTXP1_F
pV_FF5_RECV1	W4	MGTHRX2_F
nV_FF5_RECV1	W3	MGTHRX2_F
pV_FF5_XMIT1	W9	MGHTXP2_F
nV_FF5_XMIT1	W8	MGHTXP2_F
pV_FF5_RECV0	V2	MGTHRX3_F
nV_FF5_RECV0	V1	MGTHRX3_F
pV_FF5_XMIT0	V7	MGHTXP3_F
nV_FF5_XMIT0	V6	MGHTXP3_F




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
8.06: VU7P QUAD F FIREFLY X4 #5

Size Document Number
6089-103

Date: Sunday, February 17, 2019 Sheet 66 of 75 Rev A

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "G" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-39

G GTY QUAD 230

FPGA_VU7P_B2104
MGTRFCLK0P_G
MGTRFCLK0N_G

MGTRFCLK1P_G
MGTRFCLK1N_G

pV_FF6_RECV3 U4
nV_FF6_RECV3 U3

MGTHRX0_G
MGTHRXN0_G

pV_FF6_XMIT3 U9
nV_FF6_XMIT3 U8

MGHTXP0_G
MGHTXN0_G

pV_FF6_RECV2 T2
nV_FF6_RECV2 T1

MGTHRX1_G
MGTHRXN1_G

pV_FF6_XMIT2 T7
nV_FF6_XMIT2 T6

MGHTXP1_G
MGHTXN1_G

pV_FF6_RECV1 R4
nV_FF6_RECV1 R3

MGTHRX2_G
MGTHRXN2_G

pV_FF6_XMIT1 R9
nV_FF6_XMIT1 R8


MGHTXP2_G
MGHTXN2_G

pV_FF6_RECV0 P2
nV_FF6_RECV0 P1

MGTHRX3_G
MGTHRXN3_G

pV_FF6_XMIT0 P7
nV_FF6_XMIT0 P6

MGHTXP3_G
MGHTXN3_G




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
8.07: VU7P QUAD G FIREFLY X4 #6

Size Document Number
6089-103

Date: Sunday, February 17, 2019

Sheet 67 of 75

Rev
A

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUADS "H" AND "J" ARE CLOCKED FROM QUAD "I"

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-40

H GTY QUAD 231

M11
M10
K11
K10

pV_FF11_REC0 N4
nV_FF11_REC0 N3
pV_FF11_XMIT0 N9
nV_FF11_XMIT0 N8
pV_FF11_REC0 M2
nV_FF11_REC0 M1
pV_FF11_XMIT1 M7
nV_FF11_XMIT1 M6
pV_FF11_REC2 L4
nV_FF11_REC2 L3
pV_FF11_XMIT2 L9
nV_FF11_XMIT2 L8
pV_FF11_REC3 K2
nV_FF11_REC3 K1
pV_FF11_XMIT3 K7
nV_FF11_XMIT3 K6

U66-41

GTY QUAD 232

H11
H10
F11
F10

pV_FF11_REC4 J4
nV_FF11_REC4 J3
pV_FF11_XMIT4 J9
nV_FF11_XMIT4 J8
pV_FF11_REC5 H2
nV_FF11_REC5 H1
pV_FF11_XMIT5 H7
nV_FF11_XMIT5 H6
pV_FF11_REC6 G4
nV_FF11_REC6 G3
pV_FF11_XMIT6 G9
nV_FF11_XMIT6 G8
pV_FF11_REC7 F2
nV_FF11_REC7 F1
pV_FF11_XMIT7 F7
nV_FF11_XMIT7 F6

FPGA_VU7P_B2104


U66-42

J GTY QUAD 233


D11
D10
B11
B10

pV_FF11_REC8 E4
nV_FF11_REC8 E3
pV_FF11_XMIT8 E9
nV_FF11_XMIT8 E8
pV_FF11_REC9 D2
nV_FF11_REC9 D1
pV_FF11_XMIT9 D7
nV_FF11_XMIT9 D6
pV_FF11_REC10 C4
nV_FF11_REC10 C3
pV_FF11_XMIT10 C9
nV_FF11_XMIT10 C8
pV_FF11_REC11 A5
nV_FF11_REC11 A4
pV_FF11_XMIT11 A9
nV_FF11_XMIT11 A8

FPGA_VU7P_B2104



ON THE "X12" FIREFLY DEVICES AT 14G, PIN 9 IS RESERVED. ON THE "X4" FIREFLY DEVICES AT 28G, PIN 9 IS A 1.8 VOLT POWER PIN. THIS DESIGN PROVIDES FILTERING FOR PIN 9. IF IT CAUSES PROBLEMS ON THE "X12" 14G DEVICES, THE PARTS CAN BE OMITTED FROM THE BUILD.



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

REC0 PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title 8.08: VU7P QUADS HIJ FIREFLY X12 #11

Size Document Number 6089-103 Rev A

Date: Sunday, February 17, 2019 Sheet 68 of 75


THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS UNUSED, SINCE THE UTILITY FUNCTIONS ARE INDEPENDENT OF THE LHC CLOCK.

THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "K" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.




THE "C2Cn_V_TO_K" AND "C2Cn_K_TO_V" SIGNALS ARE ROUTED DIRECTLY ON THE PCB. IF ADDITIONAL CHANNELS ARE NEEDED BETWEEN THE TWO FPGAS, USER A FIREFLY LINK.

THE DIRECT SIGNALS ARE AC-COUPLED. SUBSTITUTE A ZERO-OHM RESISTOR IN PLACE OF THE COUPLING CAPACITOR FOR DC-COUPLING.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "L" IS CLOCKED DIRECTLY

U66-25
| GTY QUAD 126



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "N" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-27

N GTY QUAD 128

AL36
AL37

AJ36
AJ37

pV_FF9_RECV0 AJ45
nV_FF9_RECV0 AJ46

pV_FF9_XMIT0 AJ40
nV_FF9_XMIT0 AJ41

pV_FF9_RECV1 AH43
nV_FF9_RECV1 AH44

pV_FF9_XMIT1 AH38
nV_FF9_XMIT1 AH39

pV_FF9_RECV2 AG45
nV_FF9_RECV2 AG46


pV_FF9_XMIT2 AG40
nV_FF9_XMIT2 AG41

pV_FF9_RECV3 AF43
nV_FF9_RECV3 AF44

pV_FF9_XMIT3 AF38
nV_FF9_XMIT3 AF39

FPGA_VU7P_B2104

ac_pV_CLK0_CHAN5 >>
ac_nV_CLK0_CHAN5 >>
ac_pV_CLK1_CHAN5 >>
ac_nV_CLK1_CHAN5 >>




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
8.12: VU7P QUAD N FIREFLY X4 #9

Size
6089-103

Date: Sunday, February 17, 2019

Sheet 72 of 75


Rev
A




THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "P" IS CLOCKED DIRECTLY

U66-29
P GTY QUAD 130



THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

