

THIS IS A FLAT SCHEMATIC, NOT A HIERARCHICAL ONE. NETS USE "OFFPAGE CONNECTOR" SYMBOLS TO GO FROM PAGE TO PAGE.

THE SCHEMATIC IS DIVIDED INTO SECTIONS OF RELATED FUNCTIONALITY.
THE SECTIONS ARE:
1: NOTES AND BLOCK DIAGRAMS
2: GLOBAL SIGNALS
3: POWER SOURCES AND CONTROLS
4: I2C CONTROLS
5: KU15P POWER AND SIGNAL (NON-MGT)
6: VU7P POWER AND SIGNAL (NON-MGT)
7: KU15P MGT TRANSCEIVERS
8: VU7P MGT TRANSCEIVERS

TO DO:

CHECK "bc" AND "ac" PREFIXES ON AC-COUPLED SIGNALS


ON VU7P QUAD 'S', CHANGE "...133" TO "...S" IN PIN NAMES

ON VU7P QUAD 'A-J', CHANGE "...GTH" TO "...GTY" IN PIN NAMES

ASSIGN AND LABEL I2C ADDRESSES

SOLDERPASTE PATTERNS FOR UEC5_UCCE FOOTPRINT

NETS TO STUDY / DOCUMENT






Figure 1-86: XCKU15P Banks in FFVA1760 Package

EACH "K_CLK_CHn" CONSISTS OF TWO CLOCKS. ONE IS FROM A FIXED OSCILLATOR AND THE OTHER IS DERIVED FROM AN "LHC" CLOCK.

THERE ARE 2 FIXED OSCILLATORS. ONE FEEDS THE QUADS ON THE LEFT SIDE OF THE CHIP AND THE OTHER FEEDS THE QUADS ON THE RIGHT SIDE OF THE CHIP.

VU7P TRANSCEIVER ASSIGNMENTS AND CLOCKED QUADS





Figure 1-96: XCVU7P Banks in FLVB2104 Package

EACH "V_CLK_CHn" CONSISTS OF TWO CLOCKS. ONE IS FROM A FIXED OSCILLATOR AND THE OTHER IS DERIVED FROM AN "LHC" CLOCK.


THERE ARE 2 FIXED OSCILLATORS. ONE FEEDS THE QUADS ON THE LEFT SIDE OF THE CHIP AND THE OTHER FEEDS THE QUADS ON THE RIGHT SIDE OF THE CHIP.

BU/CU Apollo ATCA Backplane Signal Distribution


02 Feb 2019




Charlie Strohman crs5@cornell.edu




THESE SHAPES DEFINE HOLES AND KEEPOUT AREAS FOR THE SPLICE PLATES.




THESE HOLES ARE FOR MOUNTING THE FIREFLY HEATSINKS




THESE HOLES ARE FOR MOUNTING THE TOP COVER






THESE HOLES ARE FOR MOUNTING THE BOTTOM COVER



THESE SHAPES DEFINE MECHANICAL OBJECTS THAT SHOULD BE IN THE BILL OF MATERIALS.




Bench Top Power Inlet




ET60T-D02-3-08-000

THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIe OR AXI-C2C. PADS ARE PROVIDED FOR EITHER AC COUPLING CAPACITORS OR DC ZERO OHM RESISTORS.




VU7P AND BACKPLANE CLOCK SIGNALS ONLY




ERM8-013-01-L-D-RA-DS


THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIe OR AXI-C2C. PADS ARE PROVIDED FOR EITHER AC COUPLING CAPACITORS OR DC ZERO OHM RESISTORS.



KU15P SIGNALS ONLY



ERM8-013-01-L-D-RA-DS




DO WE NEED TO ADD A BUFFER TO GET AN LHC-BASED CLOCK INTO THE FPGA LOGIC SECTION? WILL USING THE "TXOUTCLK" FROM A GTH/GTY BLOCK BE ADEQUATE?

THESE CLOCKS DRIVE THE 4 BUFFERS AT THE BOTTOM OF THIS PAGE.

WE DO NOT HAVE AN UNUSED OUTPUT, SO WE CAN NOT USE FEEDBACK. ZERO-DELAY BUFFERING IS NOT A REQUIREMENT, NOR IS FIXED PHASE BETWEEN OUTPUTS.




THESE CLOCKS DRIVE THE 4 BUFFERS AT THE BOTTOM OF THIS PAGE.




SI5340 I2C ADDRESS:
READ OR WRITE
1 1 1 0 1 A1 A0
RANGE: 0X74 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.



[illegible]

THE CLOCK POLARITY IS INVERTED.

U11
SY89832U

12 pIN
9 nIN
11 VT
10 VREF-AC
8 EN
7 VCC_2V5
14 VCC
13 GND
15 pQ0
16 nQ0
1 pQ1
2 nQ1
3 pQ2
4 nQ2
5 pQ3
6 nQ3
17 GND_PAD

GND

VCC_2V5

GND

C967
0.1 UF
0402

THIS DIVIDER NETWORK PROVIDES A DIFFERENTIAL VOLTAGE OF 0.83 VOLTS. IT HOLDS THE RESET INPUT AT A "FALSE" VALUE.

U10
SY89872

TTCIN_CLK2 12
TTCIN_CLK2 9

11 VT

/CLOCKING_RESET PG 27 8 /RESET

VCC_2V5 16 S0

GND 15 S1

10 VREF-AC

S1=0, S0=1 -> B=INPUT/4

5 pQA
6 nQA

1 pQB0
2 nQB0

3 pQB1
4 nQB1

7 VCC
14 VCC

13 GND

17 GND_PAD

VCC_2V5

GND

C965 0.1 UF 0402

C966 0.1 UF 0402

THESE RESISTORS MUST BE NEAR THE 65LVDS100 INPUT PINS.

VCC_2V5

R12 49.9 R18 49.9

0402 0402

AT_CML AT_CML

U8

pIN pOUT

nIN nOUT

NC VCC

VBB GND

65LVDS100

VCC_3V3

7 6 8 5

pCDR_DATA nCDR_DATA

J10 JUMPER_DIFF

1 2 3 4 5 6

pK_CDR_DATA PG 37

pV_CDR_DATA PG 37

nK_CDR_DATA PG 37

nV_CDR_DATA PG 46

THIS BUFFER CONVERTS 2.5V CML SIGNALS TO LVDS LEVELS THAT ARE COMPATIBLE WITH ULTRASCALE "DDR" BANK INPUTS

THIS JUMPER ALLOWS DIRECT CONNECTION OF "CDR_DATA" TO EITHER THE KU15P OR THE VU7P. IF BOTH FPGAS NEED THIS DATA, USE A UTILITY CONNECTION BETWEEN THEM TO ROUTE FROM ONE TO THE OTHER.

DC COUPLED LVDS

THESE NETS NEED 100 OHM INTERNAL TERMINATION AT THE FPGA.

C964 0.1 UF

C970 0.1 UF 0402

THIS JUMPER ALLOWS DIRECT CONNECTION OF "CDR_DATA" TO EITHER THE KU15P OR THE VU7P. IF BOTH FPGAS NEED THIS DATA, USE A UTILITY CONNECTION BETWEEN THEM TO ROUTE FROM ONE TO THE OTHER.

AC COUPLED LVDS

PG 12

THESE NETS NEED 100 OHM
INTERNAL TERMINATION AT
THE FPGA.

J9
JUMPER_DIFF

1
2
3
4
5
6

ac_pK_TTC_CLK40
PG 37

ac_pV_TTC_CLK40
PG 37

ac_nV_TTC_CLK40
PG 46

C3 0.1 UF 0402

C4 0.1 UF 0402

AC COUPLED LVDS

THIS JUMPER ALLOWS DIRECT CONNECTION OF "TTC_CLK40" TO EITHER THE KU15P OR THE VU7P. IF BOTH FPGAS NEED THIS CLOCK, USE A UTILITY CONNECTION BETWEEN THEM TO ROUTE FROM ONE TO THE OTHER.

A DC-DC CONVERTER SUPPLY.

VCC_3V3

C12 0.1 uF 0402

GND

C10 10 uF 16V 0805

GND

U19 LT1963A

IN OUT

GND TAB_GND

1 2 3 4

C11 22 uF 6.3V 0805




GND

C13 0.1 uF 0402




GND

VCC_2V5


Title		
2.08: LEGACY TTC		
Size	Document Number	Rev
	6089-103	A




THESE CLOCKS DRIVE THE KU15P MGT QUADS USED FOR UTILITY FUNCTIONS, LIKE PCIe. THEY ALSO PROVIDE A CLOCK TO THE LOGIC FABRIC.




THESE CLOCKS DRIVE THE VU7P MGT QUADS USED FOR UTILITY FUNCTIONS, LIKE PCIe. THEY ALSO PROVIDE A CLOCK TO THE LOGIC FABRIC.



KU15P DIP SWITCH




VU7P DIP SWITCH







TM4C ACTIVE LED

THE "TM4C_ACTIVE" SIGNAL WILL BE ASSERTED WHEN BOTH THE 3.3V AND 1.8V MANAGEMENT SUPPLIES ARE GOOD, THE "ENABLE" SIGNAL FROM THE SERVICE BLADE IS HIGH, AND THE "RESET" SWITCH IS NOT ACTIVATED.





POWER OK LED


THE "BLADE_POWER_OK" SIGNAL WILL BE ASSERTED WHEN THE TM4C HAS FINISHED TURNING ON ALL FPGA POWER SUPPLIES, AND THEY ARE ALL GOOD.




UTILITY CONNECTIONS BETWEEN THE TM4C CONTROLLER AND THE FPGAS. THE LEVEL TRANSLATORS ARE UNI-DIRECTIONAL.




TM4C CONTROLLER LED






KU15P LED




VU7P LED







THE ACTIVE-HI "ENABLE" SIGNALS WILL ONLY BE ASSERTED WHEN VCC_M3V3 IS PRESENT AND THE CONTROLLER OUTPUT IS HIGH. OTHERWISE, PULLDOWN RESISTORS ON THE GATE INPUT AND THE POWER MODULE INPUT WILL KEEP THE ENABLE SIGNALS LOW.




THE "ON/OFF" INPUTS ON THE IND072 POWER MODULES MUST BE LOW FOR THE MODULES TO OPERATE. THE FET DRIVER WILL PULL THE "ON/OFF" INPUTS LOW WHENEVER THE INPUT TO THE DRIVER IS HIGH. A VOLTAGE DIVIDER KEEPS THE "ON/OFF" INPUT HIGH UNLESS IT IS ACTIVELY PULLED LOW.





PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.



THE "ON/OFF" INPUTS ON THE IND072 POWER MODULES MUST BE LOW FOR THE MODULES TO OPERATE. THE FET DRIVER WILL PULL THE "ON/OFF" INPUTS LOW WHENEVER THE INPUT TO THE DRIVER IS HIGH. THE VOLTAGE DIVIDER KEEPS THE "ON/OFF" INPUT HIGH UNLESS IT IS ACTIVELY PULLED LOW.

PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR


PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.

THE IND072 REGULATORS HAVE A TUNABLE LOOP THAT SHOULD BE ADJUSTED FOR THE AMOUNT OF CAPACITANCE THAT IS ON THE OUTPUT. REFER TO THE APP NOTE FOR SUGGESTED VALUES.

THE ON/OFF PIN NEEDS TO BE HELD AT A LOW LOGIC LEVEL TO TURN THE MODULE ON.


THE "PGOOD" SIGNAL WILL BE PULLED LOW IF THE OUTPUT VOLTAGE IS OUTSIDE OF 10% OF THE SETPOINT VALUE.

ATCA FPGA BOARD, KU15P AND VU7P, MK1		
Title		
3.04: POWER SOURCE KU15P MGT XCVR		
Size	Document Number	Rev
	6089-103	A
Date:	Tuesday, February 26, 2019	Sheet 21 of 74



PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.



THE "ON/OFF" INPUTS ON THE IND072 POWER MODULES MUST BE LOW FOR THE MODULES TO OPERATE. THE FET DRIVER WILL PULL THE "ON/OFF" INPUTS LOW WHENEVER THE INPUT TO THE DRIVER IS HIGH. THE VOLTAGE DIVIDER KEEPS THE "ON/OFF" INPUT HIGH UNLESS IT IS ACTIVELY PULLED LOW.

PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR


PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.


THE IND072 REGULATORS HAVE A TUNABLE LOOP THAT SHOULD BE ADJUSTED FOR THE AMOUNT OF CAPACITANCE THAT IS ON THE OUTPUT. REFER TO THE APP NOTE FOR SUGGESTED VALUES.


THE ON/OFF PIN NEEDS TO BE HELD AT A LOW LOGIC LEVEL TO TURN THE MODULE ON.

THE "PGOOD" SIGNAL WILL BE PULLED LOW IF THE OUTPUT VOLTAGE IS OUTSIDE OF 10% OF THE SETPOINT VALUE.

ATCA FPGA BOARD, KU15P AND VU7P, MK1			
Title			
3.06: POWER SOURCE VU7P MGT XCVR			
Size	Document Number		Rev
	6089-103		A
Date:	Tuesday, February 26, 2019	Sheet	23 of 74









TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.





THE SYSTEM MONITOR I2C PORTS ON THE FPGAS USE AN I/O VOLTAGE OF 1.8 VOLTS. THE TCA9548A ACTS AS A LEVEL SHIFTER AS WELL AS A BUS SWITCH. THE FPGA SIGNAL PULLUPS CONNECT TO 1.8 VOLTS. THE RECOMMENDED PULLUP IS 10K.


TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

A2	A1	A0	I2C BUS SLAVE ADDRESS
L	L	L	112 (decimal), 70 (hexadecimal)
L	L	H	113 (decimal), 71 (hexadecimal)
L	H	L	114 (decimal), 72 (hexadecimal)
L	H	H	115 (decimal), 73 (hexadecimal)
H	L	L	116 (decimal), 74 (hexadecimal)
H	L	H	117 (decimal), 75 (hexadecimal)
H	H	L	118 (decimal), 76 (hexadecimal)
H	H	H	119 (decimal), 77 (hexadecimal)

ATCA FPGA BOARD, KU15P AND VU7P, MK1		
Title		
4.04: I2C FPGA SYSMON		
Size	Document Number	Rev
	6089-103	A
Date:	Tuesday, February 26, 2019	Sheet 28 of 74



TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77






INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

TCA9555 I2C ADDRESS:
READ OR WRITE
0 1 0 0 A2 A1 A0
RANGE: 0X20 TO 0X27

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.
RANGE: 0X30 TO 0X37




MUST BE TIED TO "VCCINT" OR "GND".
DO NOT CONNECT TO "VCCO_0".
CONNECT TO "GND" FOR STANDARD
POR DELAY.

THIS PIN MUST BE TIED TO "GND".


CONNECTING THIS PIN TO "GND" ENABLES
PULLUPS ON ALL I/O PINS DURING
CONFIGURATION. THE PULLUPS ARE ABOUT
15K AT 1.8 VOLTS. IF A PULLDOWN IS
REQUIRED, IT MUST BE SMALLER THAN 4K TO
DROP THE VOLTAGE BELOW 0.4 VOLTS. THIS
PIN MUST NOT FLOAT.

M[2:0] MODE
000 Master serial
001 Master SPI
010 Master BPI
100 Master SelectMAP
101 JTAG only
110 Slave SelectMAP
111 Slave Serial

THIS SWITCH ON BIT "M2"
ALLOW A CHOICE OF EITHER
"MASTER SPI" OR "JTAG ONLY".






PULLUPS/PULLDOWNS ON THE
BOOT MODE CONFIGURATION
INPUTS MUST BE 1K OR LESS.





QUAD SPI CONFIG FLASH

CONFIGURATION BITSTREAM LENGTHS
KU15P 290,744,896
VU7P 427,519,232
VU9P 641,272,864









THIS CONNECTOR IS LOCATED ON THE BOTTOM OF THE BOARD. IF THE SITE IS POPULATED, THE CONNECTOR HEIGHT WILL EXCEED THE ATCA DIMENSIONS.


THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.


THE "K_TEST_CONN_2" SIGNAL IS CONNECTED TO GLOBAL CLOCK RESOURCES.



KU15P
UNUSED
BLOCKS








CONNECTING THIS PIN TO "GND" ENABLES PULLUPS ON ALL I/O PINS DURING CONFIGURATION. THE PULLUPS ARE ABOUT 15K AT 1.8 VOLTS. IF A PULLDOWN IS REQUIRED, IT MUST BE SMALLER THAN 4K TO DROP THE VOLTAGE BELOW 0.4 VOLTS. THIS PIN MUST NOT FLOAT.

M[2:0]	MODE
000	Master serial
001	Master SPI
010	Master BPI
100	Master SelectMAP
101	JTAG only
110	Slave SelectMAP
111	Slave Serial

THIS SWITCH ON BIT "M2"
ALLOW A CHOICE OF EITHER
"MASTER SPI" OR "JTAG ONLY".

PULLUPS/PULLDOWNS ON THE BOOT MODE CONFIGURATION INPUTS MUST BE 1K OR LESS.



THIS DESIGN DOES NOT USE ENCRYPTION, SO "VBATT" CAN BE TIED TO "GND"



THE FPGA CAN BE REPROGRAMMED EITHER BY PULSING "V_FPGA_PROGRAM" FROM THE TM4C CONTROLLER, OR BY ACTIVATING THE FRONT PANEL "REPROGRAM" SWITCH.


FRONT PANEL REPROGRAM

CONFIGURATION BITSTREAM LENGTHS
 KU15P 290,744,896
 VU7P 427,519,232
 VU9P 641,272,864



VU7P DONE LED

THE PULLUP RESISTOR IN PARALLEL WITH THE LED ENSURES THAT, WHEN THE FET IS OFF, THE "/V_FPGA_DONE" SIGNAL IS AT A HIGH LEVEL FOR FEEDING THE TM4C CONTROLLER.




THE SYSTEM MONITOR I2C PORTS ON THE
FPGAS USE AN I/O VOLTAGE OF 1.8 VOLTS. THE
TCA9548A ACTS AS A LEVEL SHIFTER AS WELL
AS A BUS SWITCH. THE FPGA SIGNAL PULLUPS
CONNECT TO 1.8 VOLTS.

V_FPGA_I2C_SDA
PG 28

V_FPGA_I2C_SCL
PG 28

BANK 65 CONTAINS MANY DUAL-FUNCTION
PINS THAT CAN BE USED DURING
CONFIGURATION. THOSE PINS WILL BE
MARKED AS "NO CONNECT" AND SHOULD
NOT BE USED FOR NORMAL LOGIC.



THE UTILITY CLOCK MUST
CONNECT TO
CLOCK-CAPABLE PINS.

ac_nV_UTIL_CLK_CHAN2

PG 16

ac_pV_UTIL_CLK_CHAN2

PG 16

nKV_SPARE0

PG 37

pKV_SPARE0

PG 37

nKV_SPARE2

PG 37

pKV_SPARE2

PG 37

nKV_SPARE5

PG 37

pKV_SPARE5

PG 37

nKV_SPARE4

PG 37

pKV_SPARE4

PG 37

nKV_SPARE8

PG 37

pKV_SPARE8

PG 37

nKV_SPARE9

PG 37

pKV_SPARE9

PG 37

nV_TTS_OUT

PG 14

pV_TTS_OUT

PG 14

nV_CDR_DATA

PG 14

pV_CDR_DATA

PG 14

ac_nV_TTC_CLK40

PG 14

ac_pV_TTC_CLK40

PG 14

nKV_SPARE11

PG 37

pKV_SPARE11

PG 37

nKV_SPARE12

PG 37

pKV_SPARE12

PG 37

nKV_SPARE7

PG 37

pKV_SPARE7

PG 37

nKV_SPARE3

PG 37

pKV_SPARE3

PG 37

nKV_SPARE1

PG 37

pKV_SPARE1

PG 37

nKV_SPARE10

PG 37

pKV_SPARE10

PG 37

nKV_SPARE6

PG 37

pKV_SPARE6

PG 37

R89 240 0402

GND

VU7P_TO_TM4C_0

PG 17

VU7P_FROM_TM4C_0

PG 17

U66-10

IO_L10N_T1U_N7_QBC_AD4N_

IO_L10P_T1U_N6_QBC_AD4P_

IO_L11N_T1U_N9_GC_45

IO_L11P_T1U_N8_GC_45

IO_L12N_T1U_N11_GC_45

IO_L12P_T1U_N10_GC_45

IO_L13N_T2L_N1_GC_QBC_45

IO_L13P_T2L_N0_GC_QBC_45

IO_L14N_T2L_N3_GC_45

IO_L14P_T2L_N2_GC_45

IO_L15N_T2L_N5_AD11N_45

IO_L15P_T2L_N4_AD11P_45

IO_L16N_T2U_N7_QBC_AD3N_

IO_L16P_T2U_N6_QBC_AD3P_

IO_L17N_T2U_N9_AD10N_45

IO_L17P_T2U_N8_AD10P_45

IO_L18N_T2U_N11_AD2N_45

IO_L18P_T2U_N10_AD2P_45

IO_L19N_T3L_N1_DBC_AD9N_

IO_L19P_T3L_N0_DBC_AD9P_

IO_L1N_T0L_N1_DBC_45

IO_L1P_T0L_N0_DBC_45

IO_L20N_T3L_N3_AD1N_45

IO_L20P_T3L_N2_AD1P_45

IO_L21N_T3L_N5_AD8N_45

IO_L21P_T3L_N4_AD8P_45

IO_L22N_T3U_N7_DBC_AD0N_

IO_L22P_T3U_N6_DBC_AD0P_

IO_L23N_T3U_N9_45

IO_L23P_T3U_N8_45

IO_L24N_T3U_N11_45

IO_L24P_T3U_N10_45

IO_L2N_T0L_N3_45

IO_L2P_T0L_N2_45

IO_L3N_T0L_N5_AD15N_45

IO_L3P_T0L_N4_AD15P_45

IO_L4N_T0U_N7_DBC_AD7N_4

IO_L4P_T0U_N6_DBC_AD7P_4

IO_L5N_T0U_N9_AD14N_45

IO_L5P_T0U_N8_AD14P_45

IO_L6N_T0U_N11_AD6N_45

IO_L6P_T0U_N10_AD6P_45

IO_L7N_T1L_N1_QBC_AD13N_

IO_L7P_T1L_N0_QBC_AD13P_

IO_L8N_T1L_N3_AD5N_45

IO_L8P_T1L_N2_AD5P_45

IO_L9N_T1L_N5_AD12N_45

IO_L9P_T1L_N4_AD12P_45

IO_T0U_N12_VRP_45

IO_T1U_N12_45

IO_T2U_N12_45

IO_T3U_N12_45

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

FPGA_VU7P_B2104

THESE CLOCK SIGNALS CONNECT TO
ONE SIDE OF THE "SLR" BOUNDARY.

ac_nV_UTIL_CLK_CHAN3

PG 16

LOGIC FABRIC BOTTOM

V_LED_BLUE

PG 17

V_DIP_SW_1

PG 17

V_DIP_SW_2

PG 17

V_LED_RED

PG 17

V_LED_GREEN

PG 17

R467 240 0402

GND

U66-14

IO_L10N_T1U_N7_QBC_AD4N_

IO_L10P_T1U_N6_QBC_AD4P_

IO_L11N_T1U_N9_GC_52

IO_L11P_T1U_N8_GC_52

IO_L12N_T1U_N11_GC_52

IO_L12P_T1U_N10_GC_52

IO_L13N_T2L_N1_GC_QBC_52

IO_L13P_T2L_N0_GC_QBC_52

IO_L14N_T2L_N3_GC_52

IO_L14P_T2L_N2_GC_52

IO_L15N_T2L_N5_AD11N_52

IO_L15P_T2L_N4_AD11P_52

IO_L16N_T2U_N7_QBC_AD3N_

IO_L16P_T2U_N6_QBC_AD3P_

IO_L17N_T2U_N9_AD10N_52

IO_L17P_T2U_N8_AD10P_52

IO_L18N_T2U_N11_AD2N_52

IO_L18P_T2U_N10_AD2P_52

IO_L19N_T3L_N1_DBC_AD9N_

IO_L19P_T3L_N0_DBC_AD9P_

IO_L1N_T0L_N1_DBC_52

IO_L1P_T0L_N0_DBC_52

IO_L20N_T3L_N3_AD1N_52

IO_L20P_T3L_N2_AD1P_52

IO_L21N_T3L_N5_AD8N_52

IO_L21P_T3L_N4_AD8P_52

IO_L22N_T3U_N7_DBC_AD0N_

IO_L22P_T3U_N6_DBC_AD0P_

IO_L23N_T3U_N9_52

IO_L23P_T3U_N8_52

IO_L24N_T3U_N11_52

IO_L24P_T3U_N10_52

IO_L2N_T0L_N3_52

IO_L2P_T0L_N2_52

IO_L3N_T0L_N5_AD15N_52

IO_L3P_T0L_N4_AD15P_52

IO_L4N_T0U_N7_DBC_AD7N_5

IO_L4P_T0U_N6_DBC_AD7P_5

IO_L5N_T0U_N9_AD14N_52

IO_L5P_T0U_N8_AD14P_52

IO_L6N_T0U_N11_AD6N_52

IO_L6P_T0U_N10_AD6P_52

IO_L7N_T1L_N1_QBC_AD13N_

IO_L7P_T1L_N0_QBC_AD13P_

IO_L8N_T1L_N3_AD5N_52

IO_L8P_T1L_N2_AD5P_52

IO_L9N_T1L_N5_AD12N_52

IO_L9P_T1L_N4_AD12P_52

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52

IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52



IO_T1U_N12_52

IO_T2U_N12_52

IO_T3U_N12_52

IO_T0U_N12_VRP_52


IO_T1U_N12_52




THIS CONNECTOR IS LOCATED ON THE BOTTOM OF THE BOARD. IF THE SITE IS POPULATED, THE CONNECTOR HEIGHT WILL EXCEED THE ATCA DIMENSIONS.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "V_TEST_CONN_5" SIGNAL IS CONNECTED TO GLOBAL CLOCK RESOURCES.





THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUADS "E" AND "G" ARE CLOCKED FROM QUAD "F"

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U65-37

E KU15P
GTH_QUAD_228

AC12
AC11
AB10
AB9

pK_FF2_RECV0 AG4
nK_FF2_RECV0 AG3

pK_FF2_XMIT0 AG8
nK_FF2_XMIT0 AG7

pK_FF2_RECV1 AF2
nK_FF2_RECV1 AF1

pK_FF2_XMIT1 AF6
nK_FF2_XMIT1 AF5

pK_FF2_RECV2 AE4
nK_FF2_RECV2 AE3

pK_FF2_XMIT2 AE8
nK_FF2_XMIT2 AE7

pK_FF2_RECV3 AD2
nK_FF2_RECV3 AD1

pK_FF2_XMIT3 AD6
nK_FF2_XMIT3 AD5

F KU15P
GTH_QUAD_229

AA12
AA11
Y10
Y9

pK_FF2_RECV4 AC4
nK_FF2_RECV4 AC3

pK_FF2_XMIT4 AC8
nK_FF2_XMIT4 AC7

pK_FF2_RECV5 AB2
nK_FF2_RECV5 AB1

pK_FF2_XMIT5 AB6
nK_FF2_XMIT5 AB5

pK_FF2_RECV6 AA4
nK_FF2_RECV6 AA3

pK_FF2_XMIT6 AA8
nK_FF2_XMIT6 AA7

pK_FF2_RECV7 Y2
nK_FF2_RECV7 Y1

pK_FF2_XMIT7 Y6
nK_FF2_XMIT7 Y5

G KU15P
GTH_QUAD_230

W12
W11
V10
V9

pK_FF2_RECV8 W4
nK_FF2_RECV8 W3

pK_FF2_XMIT8 W8
nK_FF2_XMIT8 W7

pK_FF2_RECV9 V2
nK_FF2_RECV9 V1

pK_FF2_XMIT9 V6
nK_FF2_XMIT9 V5


pK_FF2_RECV10 U4
nK_FF2_RECV10 U3

pK_FF2_XMIT10 U8
nK_FF2_XMIT10 U7


pK_FF2_RECV11 T2
nK_FF2_RECV11 T1

pK_FF2_XMIT11 T6
nK_FF2_XMIT11 T5

FPGA_KU15P_A1760



ON THE "X12" FIREFLY DEVICES AT 14G, PIN 9 IS RESERVED. ON THE "X4" FIREFLY DEVICES AT 28G, PIN 9 IS A 1.8 VOLT POWER PIN. THIS DESIGN PROVIDES FILTERING FOR PIN 9. IF IT CAUSES PROBLEMS ON THE "X12" 14G DEVICES, THE PARTS CAN BE OMITTED FROM THE BUILD.



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RECV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title 7.03: KU15P QUADS EFG FIREFLY X12 #2

Size Document Number 6089-103 Rev A

Date: Tuesday, February 26, 2019 Sheet 51 of 74

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUADS "H" AND "J" ARE CLOCKED FROM QUAD "I"

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U65-40
FPGA, KU15P, A1760

H KU15P
GTH_QUAD_231

MGTRFCLK0P_H
MGTRFCLK0N_H
MGTRFCLK1P_H
MGTRFCLK1N_H

pK_FF1_RECV0	R4	MGTHRXP0_H
nK_FF1_RECV0	R3	MGTHRXN0_H
pK_FF1_XMIT0	R8	MGTHTXP0_H
nK_FF1_XMIT0	R7	MGTHTXN0_H
pK_FF1_RECV1	P2	MGTHRXP1_H
nK_FF1_RECV1	P1	MGTHRXN1_H
pK_FF1_XMIT1	P6	MGTHTXP1_H
nK_FF1_XMIT1	P5	MGTHTXN1_H
pK_FF1_RECV2	N4	MGTHRXP2_H
nK_FF1_RECV2	N3	MGTHRXN2_H
pK_FF1_XMIT2	N8	MGTHTXP2_H
nK_FF1_XMIT2	N7	MGTHTXN2_H
pK_FF1_RECV3	M2	MGTHRXP3_H
nK_FF1_RECV3	M1	MGTHRXN3_H
pK_FF1_XMIT3	M6	MGTHTXP3_H
nK_FF1_XMIT3	M5	MGTHTXN3_H

U65-41
FPGA, KU15P, A1760

I KU15P
GTH_QUAD_232

MGTRFCLK0P_I
MGTRFCLK0N_I
MGTRFCLK1P_I
MGTRFCLK1N_I


pK_FF1_RECV4	L4	MGTHRXP0_I
nK_FF1_RECV4	L3	MGTHRXN0_I
pK_FF1_XMIT4	L8	MGTHTXP0_I
nK_FF1_XMIT4	L7	MGTHTXN0_I
pK_FF1_RECV5	K2	MGTHRXP1_I
nK_FF1_RECV5	K1	MGTHRXN1_I
pK_FF1_XMIT5	K6	MGTHTXP1_I
nK_FF1_XMIT5	K5	MGTHTXN1_I
pK_FF1_RECV6	J4	MGTHRXP2_I
nK_FF1_RECV6	J3	MGTHRXN2_I
pK_FF1_XMIT6	J8	MGTHTXP2_I
nK_FF1_XMIT6	J7	MGTHTXN2_I
pK_FF1_RECV7	H2	MGTHRXP3_I
nK_FF1_RECV7	H1	MGTHRXN3_I
pK_FF1_XMIT7	H6	MGTHTXP3_I
nK_FF1_XMIT7	H5	MGTHTXN3_I

U65-42
FPGA, KU15P, A1760


J KU15P
GTH_QUAD_233

MGTRFCLK0P_J
MGTRFCLK0N_J
MGTRFCLK1P_J
MGTRFCLK1N_J

pK_FF1_RECV8	G4	MGTHRXP0_J
nK_FF1_RECV8	G3	MGTHRXN0_J
pK_FF1_XMIT8	H10	MGTHTXP0_J
nK_FF1_XMIT8	H9	MGTHTXN0_J
pK_FF1_RECV9	F2	MGTHRXP1_J
nK_FF1_RECV9	F1	MGTHRXN1_J
pK_FF1_XMIT9	G8	MGTHTXP1_J
nK_FF1_XMIT9	G7	MGTHTXN1_J
pK_FF1_RECV10	E4	MGTHRXP2_J
nK_FF1_RECV10	E3	MGTHRXN2_J
pK_FF1_XMIT10	F6	MGTHTXP2_J
nK_FF1_XMIT10	F5	MGTHTXN2_J
pK_FF1_RECV11	D2	MGTHRXP3_J
nK_FF1_RECV11	D1	MGTHRXN3_J
pK_FF1_XMIT11	F10	MGTHTXP3_J
nK_FF1_XMIT11	F9	MGTHTXN3_J



ON THE "X12" FIREFLY DEVICES AT 14G, PIN 9 IS RESERVED. ON THE "X4" FIREFLY DEVICES AT 28G, PIN 9 IS A 1.8 VOLT POWER PIN. THIS DESIGN PROVIDES FILTERING FOR PIN 9. IF IT CAUSES PROBLEMS ON THE "X12" 14G DEVICES, THE PARTS CAN BE OMITTED FROM THE BUILD.



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RECV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title 7.04: KU15P QUADS HIJ FIREFLY X12 #1

Size Document Number 6089-103 Rev A

Date: Tuesday, February 26, 2019 Sheet 52 of 74



QUAD "K" IS UNUSED

U65-24

K

KU15P
GTH_QUAD_234

L12

L11

MGTREFCLK0P_K
MGTREFCLK0N_K

✕K10

✕K9

MGTREFCLK1P_K
MGTREFCLK1N_K

C4

C3

MGTYRXP0_K
MGTYRXN0_K

E8

E7

MGTYTXP0_K
MGTYTXN0_K

B2

B1

MGTYRXP1_K
MGTYRXN1_K

D6

D5

MGTYTXP1_K
MGTYTXN1_K

B6

B5

MGTYRXP2_K
MGTYRXN2_K

D10

D9

MGTYTXP2_K
MGTYTXN2_K

A4

A3



MGTYRXP3_K
MGTYRXN3_K

C8




C7

MGTYTXP3_K
MGTYTXN3_K

FPGA_KU15P_A1760



QUADS "L" AND "N" ARE CLOCKED FROM QUAD "M"



QUAD "O" IS UNUSED

U65-28

O	KU15P GTY_QUAD_130
---	-----------------------

Y32	
Y33	MGTREFCLK0P_O MGTREFCLK0N_O

W30	MGTREFCLK1P_O
W31	MGTREFCLK1N_O

AD41	MGTYRXP0_O
AD42	MGTYRXN0_O

AB36	MGTYTXP0_O
AB37	MGTYTXN0_O

AC39	MGTYRXP1_O
AC40	MGTYRXN1_O

AA38	MGTYTXP1_O
AA39	MGTYTXN1_O

AB41	MGTYRXP2_O
AB42	MGTYRXN2_O

AA34	MGTYTXP2_O
AA35	MGTYTXN2_O

Y41	MGTYRXP3_O
Y42	MGTYRXN3_O

Y36	MGTYTXP3_O
Y37	MGTYTXN3_O

FPGA_KU15P_A1760

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title	7.07: KU15P QUAD O UNUSED
-------	---------------------------

Size	Document Number 6089-103	Rev A
------	------------------------------------	-----------------

Date: Tuesday, February 26, 2019 Sheet 55 of 74

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "P" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U65-29

P KU15P
PTY_QUAD_131

MGTREFCLK0P_P
MGTREFCLK0N_P

MGTREFCLK1P_P
MGTREFCLK1N_P

MGTYRXP0_P
MGTYRXN0_P

MGTYTXP0_P
MGTYTXN0_P

MGTYRXP1_P
MGTYRXN1_P

MGTYTXP1_P
MGTYTXN1_P


MGTYRXP2_P
MGTYRXN2_P

MGTYTXP2_P
MGTYTXN2_P

MGTYRXP3_P
MGTYRXN3_P

MGTYTXP3_P
MGTYTXN3_P

FPGA_KU15P_A1760




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:

If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
7.08: KU15P QUAD P FIREFLY X4 #6

Size
6089-103


Date: Tuesday, February 26, 2019 Sheet 56 of 74

Rev
A

QUAD "Q" CAN BE CLOCKED FROM QUAD "P" OR QUAD "R"

UNUSED CLOCK INPUTS ARE LEFT OPEN.		U65-30
		Q KU15P GTY_QUAD_132
X T32	X T33	MGTREFCLK0P_Q
X R30	X R31	MGTREFCLK1P_Q
		MGTREFCLK1N_Q
pK_FF5_RECV0	M41	MGTYRXP0_Q
nK_FF5_RECV0	M42	MGTYRXN0_Q
pK_FF5_XMIT0	U34	MGTYTXP0_Q
nK_FF5_XMIT0	U35	MGTYTXN0_Q
pK_FF5_RECV1	L39	MGTYRXP1_Q
nK_FF5_RECV1	L40	MGTYRXN1_Q
pK_FF5_XMIT1	T36	MGTYTXP1_Q
nK_FF5_XMIT1	T37	MGTYTXN1_Q
pK_FF5_RECV2	K41	MGTYRXP2_Q
nK_FF5_RECV2	K42	MGTYRXN2_Q
pK_FF5_XMIT2	R38	MGTYTXP2_Q
nK_FF5_XMIT2	R39	MGTYTXN2_Q
pK_FF5_RECV3	J39	MGTYRXP3_Q
nK_FF5_RECV3	J40	MGTYRXN3_Q
pK_FF5_XMIT3	R34	MGTYTXP3_Q
nK_FF5_XMIT3	R35	MGTYTXN3_Q

FPGA_KU15P_A1760




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

7.09: KU15P QUAD R FIREFLY X4 #5

6089-103

Date: Tuesday, February 26, 2019 Sheet 57 of 74

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "R" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.


U65-31

R KU15P
GTY_QUAD_133

MGTREFCLK0P_R
MGTREFCLK0N_R
MGTREFCLK1P_R
MGTREFCLK1N_R

pK_FF4_RECV0 H41
nK_FF4_RECV0 H42
pK_FF4_XMIT0 P36
nK_FF4_XMIT0 P37
pK_FF4_RECV1 G39
nK_FF4_RECV1 G40
pK_FF4_XMIT1 N34
nK_FF4_XMIT1 N35
pK_FF4_RECV2 F41
nK_FF4_RECV2 F42
pK_FF4_XMIT2 M36
nK_FF4_XMIT2 M37
pK_FF4_RECV3 E39
nK_FF4_RECV3 E40
pK_FF4_XMIT3 L34
nK_FF4_XMIT3 L35

MPGA_KU15P_A1760




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:

If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
7.10: KU15P QUAD R FIREFLY X4 #4

Size
6089-103

Date: Tuesday, February 26, 2019 Sheet 58 of 74

Rev
A


THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS UNUSED, SINCE THE UTILITY FUNCTIONS ARE INDEPENDENT OF THE LHC CLOCK.

THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "S" IS CLOCKED DIRECTLY


UNUSED CLOCK INPUTS ARE LEFT OPEN.



THE "C2Cn_V_TO_K" AND "C2Cn_K_TO_V" SIGNALS ARE ROUTED DIRECTLY ON THE PCB. IF ADDITIONAL CHANNELS ARE NEEDED BETWEEN THE TWO FPGAS, USER A FIREFLY LINK.

THE DIRECT SIGNALS ARE AC-COUPLED. SUBSTITUTE A ZERO-OHM RESISTOR IN PLACE OF THE COUPLING CAPACITOR FOR DC-COUPLING.

CONNECT UTILITY NETS HERE



UTILITY NETS FROM THE SERVICE BOARD HIGH SPEED CONNECTOR

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "B" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-34

B GTY QUAD 225


ac_pV_CLK0_CHAN0
PG 16
ac_nV_CLK0_CHAN0
PG 16
ac_pV_CLK1_CHAN0
PG 12
ac_nV_CLK1_CHAN0
PG 12

AT11
AT10
AP11
AP10

MGTREFCLK0P_B
MGTREFCLK0N_B
MGTREFCLK1P_B
MGTREFCLK1N_B

pV_FF1_RECV3 AU4
nV_FF1_RECV3 AU3
pV_FF1_XMIT3 AU9
nV_FF1_XMIT3 AU8
pV_FF1_RECV2 AT2
nV_FF1_RECV2 AT1
pV_FF1_XMIT2 AT7
nV_FF1_XMIT2 AT6
pV_FF1_RECV1 AR4
nV_FF1_RECV1 AR3
pV_FF1_XMIT1 AR9
nV_FF1_XMIT1 AR8
pV_FF1_RECV0 AP2
nV_FF1_RECV0 AP1
pV_FF1_XMIT0 AP7
nV_FF1_XMIT0 AP6

FPGA_VU7P_B2104




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

8.02: VU7P QUAD B FIREFLY X4 #1

Size Document Number
6089-103

Rev
A

Date: Tuesday, February 26, 2019 Sheet 61 of 74

UNUSED CLOCK INPUTS
ARE LEFT OPEN.


U66-35 FPGA VU7P B2104
C GTY QUAD 226

QUAD "C" IS CLOCKED FROM EITHER QUAD "B" OR "D"

AM11
AM10
AK11
AK10

MGTREFCLK0P_C
MGTREFCLK0N_C
MGTREFCLK1P_C
MGTREFCLK1N_C

pV_FF2_RECV3	AN4	MGTHRXP0_C
nV_FF2_RECV3	AN3	MGTHRXN0_C
pV_FF2_XMIT3	AN9	MGHTTXP0_C
nV_FF2_XMIT3	AN8	MGHTTXN0_C
pV_FF2_RECV2	AM2	MGTHRXP1_C
nV_FF2_RECV2	AM1	MGTHRXN1_C
pV_FF2_XMIT2	AM7	MGHTTXP1_C
nV_FF2_XMIT2	AM6	MGHTTXN1_C
pV_FF2_RECV1	AL4	MGTHRXP2_C
nV_FF2_RECV1	AL3	MGTHRXN2_C
pV_FF2_XMIT1	AL9	MGHTTXP2_C
nV_FF2_XMIT1	AL8	MGHTTXN2_C
pV_FF2_RECV0	AK2	MGTHRXP3_C
nV_FF2_RECV0	AK1	MGTHRXN3_C
pV_FF2_XMIT0	AK7	MGHTTXP3_C
nV_FF2_XMIT0	AK6	MGHTTXN3_C




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.



THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
8.03: VU7P QUAD C FIREFLY X4 #2

Size
6089-103

Date: Tuesday, February 26, 2019 Sheet 62 of 74

Rev
A

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "D" IS CLOCKED DIRECTLY

UNUSED CLOCK INPUTS ARE LEFT OPEN.


U66-36_FPGA_VU7P_B2104
D GTY QUAD 227

ac_pV_CLK0_CHAN1 PG 16
ac_nV_CLK0_CHAN1 PG 16

ac_pV_CLK1_CHAN1 PG 12
ac_nV_CLK1_CHAN1 PG 12

AH11
AH10
AF11
AF10
MGTREFCLK0P_D
MGTREFCLK0N_D
MGTREFCLK1P_D
MGTREFCLK1N_D

pV_FF3_RECV3 AJ4
nV_FF3_RECV3 AJ3
pV_FF3_XMIT3 AJ9
nV_FF3_XMIT3 AJ8
pV_FF3_RECV2 AH2
nV_FF3_RECV2 AH1
pV_FF3_XMIT2 AH7
nV_FF3_XMIT2 AH6
pV_FF3_RECV1 AG4
nV_FF3_RECV1 AG3
pV_FF3_XMIT1 AG9
nV_FF3_XMIT1 AG8
pV_FF3_RECV0 AF2
nV_FF3_RECV0 AF1
pV_FF3_XMIT0 AF7
nV_FF3_XMIT0 AF6
MGTHRXP0_D
MGTHRXN0_D
MGHTXP0_D
MGHTXN0_D
MGTHRXP1_D
MGHTXP1_D
MGTHRXP2_D
MGHTXP2_D
MGTHRXP3_D
MGHTXP3_D
MGTHRXP3_D
MGHTXP3_D
MGTHRXN3_D
MGHTXN3_D



THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "G" IS CLOCKED DIRECTLY


UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-39

G GTY QUAD 230

FPGA_VU7P_B2104
MGTREFCLK0P_G
MGTREFCLK0N_G
MGTREFCLK1P_G
MGTREFCLK1N_G

pV_FF6_RECV3	U4	MGTHRXP0_G
nV_FF6_RECV3	U3	MGTHRXN0_G
pV_FF6_XMIT3	U9	MGHTTXP0_G
nV_FF6_XMIT3	U8	MGHTTXN0_G
pV_FF6_RECV2	T2	MGTHRXP1_G
nV_FF6_RECV2	T1	MGTHRXN1_G
pV_FF6_XMIT2	T7	MGHTTXP1_G
nV_FF6_XMIT2	T6	MGHTTXN1_G
pV_FF6_RECV1	R4	MGTHRXP2_G
nV_FF6_RECV1	R3	MGTHRXN2_G
pV_FF6_XMIT1	R9	MGHTTXP2_G
nV_FF6_XMIT1	R8	MGHTTXN2_G
pV_FF6_RECV0	P2	MGTHRXP3_G
nV_FF6_RECV0	P1	MGTHRXN3_G
pV_FF6_XMIT0	P7	MGHTTXP3_G
nV_FF6_XMIT0	P6	MGHTTXN3_G




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. A VOLTAGE LEVEL TRANSLATOR MAY BE REQUIRED TO DRIVE IT FROM THE FPGA.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED INSIDE THE FPGA.

THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title 8.07: VU7P QUAD G FIREFLY X4 #6

Size Document Number 6089-103 Rev A

Date: Tuesday, February 26, 2019 Sheet 66 of 74

THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUADS "H" AND "J" ARE CLOCKED FROM QUAD "I"

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-40
H GTY QUAD 231

M11
X M10
K11
X K10
FPGA_VU7P_B2104
MGTREFCLK0P_H
MGTREFCLK0N_H
MGTREFCLK1P_H
MGTREFCLK1N_H

pV_FF11_REC0 N4
nV_FF11_REC0 N3
pV_FF11_XMIT0 N9
nV_FF11_XMIT0 N8
pV_FF11_REC1 M2
nV_FF11_REC1 M1
pV_FF11_XMIT1 M7
nV_FF11_XMIT1 M6
pV_FF11_REC2 L4
nV_FF11_REC2 L3
pV_FF11_XMIT2 L9
nV_FF11_XMIT2 L8
pV_FF11_REC3 K2
nV_FF11_REC3 K1
pV_FF11_XMIT3 K7
nV_FF11_XMIT3 K6
MGTHRX0_H
MGTHRXN0_H
MGHTXP0_H
MGHTXN0_H
MGTHRX1_H
MGHTXN1_H
MGTHRX2_H
MGHTXN2_H
MGTHRX3_H
MGHTXN3_H

U66-41
GTY QUAD 232

H11
H10
F11
F10
MGTREFCLK0P_I
MGTREFCLK0N_I
MGTREFCLK1P_I
MGTREFCLK1N_I

pV_FF11_REC4 J4
nV_FF11_REC4 J3
pV_FF11_XMIT4 J9
nV_FF11_XMIT4 J8
pV_FF11_REC5 H2
nV_FF11_REC5 H1
pV_FF11_XMIT5 H7
nV_FF11_XMIT5 H6
pV_FF11_REC6 G4
nV_FF11_REC6 G3
pV_FF11_XMIT6 G9
nV_FF11_XMIT6 G8
pV_FF11_REC7 F2
nV_FF11_REC7 F1
pV_FF11_XMIT7 F7
nV_FF11_XMIT7 F6
MGTHRX0_I
MGTHRXN0_I
MGHTXP0_I
MGHTXN0_I
MGTHRX1_I
MGHTXN1_I
MGTHRX2_I
MGHTXN2_I
MGTHRX3_I
MGHTXN3_I


FPGA_VU7P_B2104

U66-42
J GTY QUAD 233


D11
X D10
B11
X B10
MGTREFCLK0P_J
MGTREFCLK0N_J
MGTREFCLK1P_J
MGTREFCLK1N_J

pV_FF11_REC8 E4
nV_FF11_REC8 E3
pV_FF11_XMIT8 E9
nV_FF11_XMIT8 E8
pV_FF11_REC9 D2
nV_FF11_REC9 D1
pV_FF11_XMIT9 D7
nV_FF11_XMIT9 D6
pV_FF11_REC10 C4
nV_FF11_REC10 C3
pV_FF11_XMIT10 C9
nV_FF11_XMIT10 C8
pV_FF11_REC11 A5
nV_FF11_REC11 A4
pV_FF11_XMIT11 A9
nV_FF11_XMIT11 A8
MGTHRX0_J
MGTHRXN0_J
MGHTXP0_J
MGHTXN0_J
MGTHRX1_J
MGHTXN1_J
MGTHRX2_J
MGHTXN2_J
MGTHRX3_J
MGHTXN3_J

FPGA_VU7P_B2104



ON THE "X12" FIREFLY DEVICES AT 14G, PIN 9 IS RESERVED. ON THE "X4" FIREFLY DEVICES AT 28G, PIN 9 IS A 1.8 VOLT POWER PIN. THIS DESIGN PROVIDES FILTERING FOR PIN 9. IF IT CAUSES PROBLEMS ON THE "X12" 14G DEVICES, THE PARTS CAN BE OMITTED FROM THE BUILD.



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

REC0 PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title
8.08: VU7P QUADS HIJ FIREFLY X12 #11

Size Document Number
6089-103

Date: Tuesday, February 26, 2019 Sheet 67 of 74

Rev
A


THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS UNUSED, SINCE THE UTILITY FUNCTIONS ARE INDEPENDENT OF THE LHC CLOCK.

THE UTILITY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.


QUAD "K" IS CLOCKED DIRECTLY



UNUSED CLOCK INPUTS ARE LEFT OPEN.




THE "C2Cn_V_TO_K" AND "C2Cn_K_TO_V" SIGNALS ARE ROUTED DIRECTLY ON THE PCB. IF ADDITIONAL CHANNELS ARE NEEDED BETWEEN THE TWO FPGAS, USER A FIREFLY LINK.

THE DIRECT SIGNALS ARE AC-COUPLED. SUBSTITUTE A ZERO-OHM RESISTOR IN PLACE OF THE COUPLING CAPACITOR FOR DC-COUPLING.





FPGA_VU7P_B2104




THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.


THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUAD "N" IS CLOCKED DIRECTLY

U66-27
N GTY QUAD 128



FPGA_VU7P_B2104




THE /INT SIGNAL IS OPEN-COLLECTOR. THE PULLUP IS TIED TO THE SAME LEVEL AS THE FPGA BANK POWER.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open. Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.





THE "CLK0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "CLK1" PAIR IS SOURCED FROM A CLOCK DERIVED FROM THE EXPERIMENT CLOCK.

ac_pV_CLK0_CHAN7 PG 16

ac_nV_CLK0_CHAN7 PG 16

ac_pV_CLK1_CHAN7 PG 12

ac_nV_CLK1_CHAN7 PG 12

THE FIREFLY CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

QUADS "Q" AND "S" ARE CLOCKED FROM QUAD "R"

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U66-30

Q GTY QUAD 131

W36
W37
U36
U37

MGTREFCLK0P_Q
MGTREFCLK0N_Q
MGTREFCLK1P_Q
MGTREFCLK1N_Q

pV_FF12_RECVP1 U45
nV_FF12_RECVP1 U46

pV_FF12_XMIT11 U40
nV_FF12_XMIT11 U41

pV_FF12_RECVP10 T43
nV_FF12_RECVP10 T44

pV_FF12_XMIT10 T38
nV_FF12_XMIT10 T39

pV_FF12_RECVP9 R45
nV_FF12_RECVP9 R46

pV_FF12_XMIT9 R40
nV_FF12_XMIT9 R41

pV_FF12_RECVP8 P43
nV_FF12_RECVP8 P44

pV_FF12_XMIT8 P38
nV_FF12_XMIT8 P39

MGTYRXP0_Q
MGTYRXN0_Q
MGTYTXP0_Q
MGTYTXN0_Q
MGTYRXP1_Q
MGTYRXN1_Q
MGTYTXP1_Q
MGTYTXN1_Q
MGTYRXP2_Q
MGTYRXN2_Q
MGTYTXP2_Q
MGTYTXN2_Q
MGTYRXP3_Q
MGTYRXN3_Q
MGTYTXP3_Q
MGTYTXN3_Q

FPGA_VU7P_B2104

U66-31

R GTY QUAD 132

R36
R37
N36
N37

MGTREFCLK0P_R
MGTREFCLK0N_R
MGTREFCLK1P_R
MGTREFCLK1N_R

pV_FF12_RECVP7 N45
nV_FF12_RECVP7 N46

pV_FF12_XMIT7 N40
nV_FF12_XMIT7 N41

pV_FF12_RECVP6 M43
nV_FF12_RECVP6 M44

pV_FF12_XMIT6 M38
nV_FF12_XMIT6 M39

pV_FF12_RECVP5 L45
nV_FF12_RECVP5 L46

pV_FF12_XMIT5 L40
nV_FF12_XMIT5 L41

pV_FF12_RECVP4 K43
nV_FF12_RECVP4 K44

pV_FF12_XMIT4 J40
nV_FF12_XMIT4 J41

MGTYRXP0_R
MGTYRXN0_R
MGTYTXP0_R
MGTYTXN0_R
MGTYRXP1_R
MGTYRXN1_R
MGTYTXP1_R
MGTYTXN1_R
MGTYRXP2_R
MGTYRXN2_R
MGTYTXP2_R
MGTYTXN2_R
MGTYRXP3_R
MGTYRXN3_R
MGTYTXP3_R
MGTYTXN3_R

FPGA_VU7P_B2104

U66-32

S GTY QUAD 133

L36
L37
K38
K39

MGTREFCLK0P_133
MGTREFCLK0N_133
MGTREFCLK1P_133
MGTREFCLK1N_133

pV_FF12_RECVP3 J45
nV_FF12_RECVP3 J46

pV_FF12_XMIT3 G40
nV_FF12_XMIT3 G41

pV_FF12_RECVP2 H43
nV_FF12_RECVP2 H44

pV_FF12_XMIT2 E42
nV_FF12_XMIT2 E43

pV_FF12_RECVP1 F45
nV_FF12_RECVP1 F46


pV_FF12_XMIT1 C42
nV_FF12_XMIT1 C43

pV_FF12_RECVP0 D45
nV_FF12_RECVP0 D46


pV_FF12_XMIT0 A42
nV_FF12_XMIT0 A43

MGTYRXP0_133
MGTYRXN0_133
MGTYTXP0_133
MGTYTXN0_133
MGTYRXP1_133
MGTYRXN1_133
MGTYTXP1_133
MGTYTXN1_133
MGTYRXP2_133
MGTYRXN2_133
MGTYTXP2_133
MGTYTXN2_133
MGTYRXP3_133
MGTYRXN3_133
MGTYTXP3_133
MGTYTXN3_133

FPGA_VU7P_B2104



ON THE "X12" FIREFLY DEVICES AT 14G, PIN 9 IS RESERVED. ON THE "X4" FIREFLY DEVICES AT 28G, PIN 9 IS A 1.8 VOLT POWER PIN. THIS DESIGN PROVIDES FILTERING FOR PIN 9. IF IT CAUSES PROBLEMS ON THE "X12" 14G DEVICES, THE PARTS CAN BE OMITTED FROM THE BUILD.



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RECVP PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

ATCA FPGA BOARD, KU15P AND VU7P, MK1

Title

8.15: VU7P QUADS QRS FIREFLY X12 #12

Size Document Number

6089-103

Date: Tuesday, February 26, 2019 Sheet 74 of 74

Rev A