## Red Pitaya

Thesis

Raphael Frey Noah Hüsser

May 18, 2017 Version 0.0.1

## Contents

1	Introduction	1													
I	System Overview	2													
2 Analog-to-Digital Data Acquisition															
3	The Red Pitaya Platform  3.1 General Information	6 6 6 6													
II	Implementation	7													
4	Data Acquisition System4.1 FPGA4.2 Kernel Module	<b>9</b> 9													
5	Filters														
6	Server	11													
7	Graphical Front End	12													
III	Developer Guide	13													
8	IP Core	15													
9	Linux	16													
10	Tool Chain	17													

CONTENTS	ii

IV	User Guide	18
V	Sandbox	20
11	Code Listings	21
	11.1 Makefile	
	11.2 Verilog	22
	11.3 VHDL	23
	11.4 TCL	
	11.5 Matlab	25

# List of Figures

## List of Tables

# List of Listings

11.1	Comparator																		20	6
11.1	Matlah Code																		2	ጸ

## Introduction


- Rationale (Why?)
- What is the general approach to solve this problem?
- What has been done so far?
- Results of previous work
- What are we going to do?
- What are the contents of this report?

# Part I System Overview

Fundamental question to answer in this part: *What is our system, and what is it good for?* This information could also go into *Introduction?* Provide supplementary theoretical background as needed.

### Analog-to-Digital Data Acquisition

- Generic Chapter on some of the basic principles of AD data processing
- Sampling:
  - Sampling in time domain: Multiplication with dirac pulse sequence
  - Frequency doman: Convolution of signal spectrum and dirac pulse spectrum
  - "What is spectrum of dirac pulse sequence?" (dirac pulse sequence)
  - Consequently: Spectrum of sampled signal is repeated for each dirac pulse in the spectrum
  - Make sure to get distances between pulses as well as heights correct!
  - Aliasing
  - LP-Filtering (Anti-Aliasing Filter)
  - Potentially mention reconstruction
- Very brief mention of aliasing, low-pass filtering and all that
- · Oversampling and Downsampling
- Oversampling: Explain advantage w/r to SNR
- Fancy graphics from Mr. Gut
- How does the Red Pitaya fit into this?
- CIC and FIR filters:
  - Overview (emphasis on CIC)
  - Where to use which, and why?
  - Table/Matrix with advantages and drawbacks for each
  - How does this translate to our system/Why is this important for us?



## The Red Pitaya Platform

### 3.1 General Information

General Info about Red Pitaya Project:

- How is the PITA project structured? (logically, license-wise, philosophically)
- Why do we care about this?
- Replacement for scopes (motivation: Why would one use the PITA?)

### 3.1.1 FPGA

### 3.1.2 Linux

### 3.2 Performance and Possible Improvements

- What is the stock solution for downsampling and such? Performance?
- Results of Previous Work
- Consequences for us: Possible paths forward
- System Analysis
- Decision Matrix & Decision
- pgfplots: Ternary diagram?

# Part II Implementation

Implementation can be read independently of previous part, but there should be a red thread from decision to implementation. Deals primarily with design decisions.

Present a diagram with all system components. Then document the components in their respective chapters and sections.

# Data Acquisition System

- 4.1 FPGA
- 4.2 Kernel Module

## Filters

# Graphical Front End

# Part III Developer Guide

Documentation for a person who wishes to utilize our system in their work and/or improve upon it?

Make sure to distinguish between *Implementation* and this part. Lines seem a bit blurry to me (R.F.) at the moment (May 18, 2017).

Documentation of our FPGA Project (structure, interfaces, registers ...)

# Linux

Kernel module, server

## Tool Chain

Vivado, Build Box, ARM Linux, TCL, Makefiles, Libs for building server application

# Part IV User Guide

Documentation for the end user. Primarily concerned with the scope front-end.

# Part V

## Sandbox

## Code Listings

```
11.1 Makefile
# General constants
# Change to adjust the output directory
BUILD = build
# -----
# Constants for the FPGA Core
VIVADO = vivado -nolog -nojournal -mode batch
PART = xc7z010clg400-1
all: all-cores zynq_logger project
all-cores:
       $(VIVADO) -source create_cores.tcl -tclargs $(PART) $(BUILD)/cores
       rm -f vivado*
       rm -f webtalk*
axis_to_data_lanes:
       $(VIVADO) -source create cores.tcl -tclargs $(PART) $(BUILD)/cores axis to data lanes v1 0
       rm -f vivado*
       rm -f webtalk*
.PHONY: zynq logger
zynq_logger:
       cd zynq_logger && make core
project:
       $(VIVADO) -source make_project.tcl
```

```
rm -f vivado*
       rm -f webtalk*
clean:
       rm -rf $(BUILD)
       rm -rf .Xil
       rm -rf .tmp versions
11.2 Verilog
timescale 1 ns / 1 ps
module axi axis reader #
 parameter integer AXI DATA WIDTH = 32,
 parameter integer AXI ADDR WIDTH = 16
)
(
 // System signals
 input wire
                                 aclk,
 input wire
                                 aresetn,
 // Slave side
 input wire [AXI ADDR WIDTH-1:0] s axi awaddr, // AXI4-Lite slave: Write address
  input wire
                                s axi awvalid, // AXI4-Lite slave: Write address valid
                                s_axi_awready, // AXI4-Lite slave: Write address ready
 output wire
 output wire
                                s_axi_wready, // AXI4-Lite slave: Write data ready
                                s_axi_bresp, // AXI4-Lite slave: Write response
 output wire [1:0]
 output wire
                                s axi bvalid, // AXI4-Lite slave: Write response valid
  input wire
                                s axi bready, // AXI4-Lite slave: Write response ready
 input wire [AXI_ADDR_WIDTH-1:0] s_axi_araddr, // AXI4-Lite slave: Read address
 input wire
                                s axi arvalid, // AXI4-Lite slave: Read address valid
                                s axi arready, // AXI4-Lite slave: Read address ready
 output wire
 output wire [AXI_DATA_WIDTH-1:0] s_axi_rdata, // AXI4-Lite slave: Read data
                                s_axi_rresp, // AXI4-Lite slave: Read data response
 output wire [1:0]
 output wire
                                s axi rvalid, // AXI4-Lite slave: Read data valid
 input wire
                                 s axi rready, // AXI4-Lite slave: Read data ready
 // Slave side
 output wire
                                s_axis_tready,
 input wire [AXI DATA WIDTH-1:0] s axis tdata,
 input wire
                                 s_axis_tvalid
);
  reg int rvalid reg, int rvalid next;
  reg [AXI DATA WIDTH-1:0] int rdata reg, int rdata next;
 always @(posedge aclk)
```

```
begin
    if(~aresetn)
    begin
      int_rvalid_reg <= 1'b0;</pre>
      int rdata reg <= {(AXI DATA WIDTH){1'b0}};</pre>
    end
    else
    begin
      int rvalid reg <= int rvalid next;</pre>
      int_rdata_reg <= int_rdata_next;</pre>
    end
  end
  always @*
 begin
    int rvalid next = int rvalid reg;
    int rdata next = int rdata reg;
    if(s_axi_arvalid)
    begin
      int rvalid next = 1'b1;
      int_rdata_next = s_axis_tvalid ? s_axis_tdata : {(AXI_DATA_WIDTH){1'b0}};
    end
    if(s_axi_rready & int_rvalid_reg)
      int_rvalid_next = 1'b0;
    end
 end
 assign s_axi_rresp = 2'd0;
 assign s_axi_arready = 1'b1;
 assign s_axi_rdata = int_rdata_reg;
 assign s_axi_rvalid = int_rvalid_reg;
 assign s_axis_tready = s_axi_rready & int_rvalid_reg;
endmodule
```

### 11.3 VHDL

```
-----
-- Old descision piece for the trigger units; obsolete
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity comparator is
      generic (
             Width : integer := 14
      );
   port (
      AxDI : in unsigned(Width - 1 downto 0);
      BxDI: in unsigned(Width - 1 downto 0);
      GreaterxS0 : out std_logic;
      EqualxS0 : out std_logic;
      LowerxS0 : out std_logic
   );
end comparator;
architecture Behavioral of comparator is
begin
   process(AxDI, BxDI)
   begin
      GreaterxS0 <= '0';</pre>
      EqualxS0 <= '0';</pre>
      LowerxSO <= '0';
      if AxDI > BxDI then
          GreaterxS0 <= '1';</pre>
      elsif AxDI = BxDI then
          EqualxS0 <= '1';</pre>
      else
          LowerxSO <= '1';
      end if;
   end process;
end Behavioral;
11.4 TCL
# ______
# make cores.tcl
```

```
#
# Simple script for creating and installing all the IPs in a given directory.
# The script must be run from inside the directory it resides.
# by Noah Huesser <yatekii@yatekii.ch>
# based on Anton Potocnik. 01.10.2016
set part name [lindex $argv 0]
set build_location [lindex $argv 1]
if {[llength $argv] > 2} {
       set core_names [lindex $argv 2]
#set cores [lindex $argv 0]
set cores cores
if {$rdi::mode != "batch"} {[puts "Installing cores from $cores into Vivado..."]}
if {! [file exists $cores]} {
       puts "Directory $cores was not found. No cores were installed.";
       return
}
# Generate a the list of IP cores in the $cores directory if we didn't receive names
if {! [info exists core_names]} {
      cd $cores
      set core names [glob -type d *]
       cd ..
}
#set core names "axis to data lanes v1 0";
#set core_names "axis_red_pitaya_adc_v1_0";
# Import Pavel Demin's Red Pitaya cores
foreach core $core names {
      set argv "$part name $build location $core"
      if {$rdi::mode != "batch"} {[puts "Installing $core..."]}
       source scripts/add core.tcl
       if {$rdi::mode != "batch"} {[puts "========="]}
}
11.5 Matlab
% ----- %
% FILTER DESIGN ITERATIONS
% DESCRIPTION
% Designs and showcases various filter chains for evaluation.
```

```
entity comparator is
    generic (
        Width : integer := 14
);
port (
        AxDI : in unsigned(Width - 1 downto 0);
        BxDI : in unsigned(Width - 1 downto 0);
        GreaterxS0 : out std_logic;
        EqualxS0 : out std_logic;
        LowerxS0 : out std_logic
);
end comparator;
```

Listing 11.1: Comparator

```
% AUTHORS:
% Raphael Frey, <rmfrey@alpenwasser.net>
% DATE:
% 2017-MAY-12
% ------ %
% Parameter Description
% R: rate decimation
% N: Number of CIC filter stages
% M: differential delay in CIC combs
% Global Input Sampling Frequency: 125 MHz
% Desired Target Frequencies:
                               25 \text{ MHz} (R =
                                                        5)
                                5 \text{ MHz} (R = 5^2)
                                                  = 25)
                                                   = 125)
%
                                 1 \text{ MHz} (R = 5^3)
                               200 \text{ kHz } (R = 5^4 = 625)
%
                               100 \text{ kHz} (R = 5^4 * 2 = 1250)
%
                                50 \text{ kHz} (R = 5^4 * 2^2 = 2500)
%
%% ======== FIR: Target: 25 MHz
% Specify a number of FIR lowpass filters for a permutation of:
% - Start Frequency of the pass band (upper edge)
% - Stop Frequency of the stop band (lower edge)
% - Ripple in pass band
% - Attenuation in stop band
% See also:
% https://ch.mathworks.com/help/signal/ref/fdesign.lowpass.html
% https://ch.mathworks.com/help/dsp/ref/fdesign.decimator.html
```

```
clear all;close all;clc;
% ------ Input Sampling Frequency in Hz
Fs = 125e6;
% ------ Decimation Factor
R = 5:
% ----- of the Pass Band; Normalized
% NOTE: The smallest number in Fp must be smaller than the smallest number in
% Fst (see below).
Fp = [0.1 \ 0.15 \ 0.2];
% ------ Stop band frequencies ("How steep is the filter?")
% NOTE: The smallest number in Fst must be larger than the largest number in
% Fp (see above).
Fst = [0.21 \ 0.22];
% ------ Ripple in Passband in dB
Ap = [0.25 \ 0.5 \ 1];
% ------ Attenuation in Stop Band in dB
Ast = [20 \ 40 \ 60 \ 80];
% ------ Filter Design Objects
Hd = cell(length(Fp),length(Ap),length(Fst),length(Ast),2);
% ------ for the Different Filters
% Saves the length of the numerator for each permutation of Fp, Ap, Fst and Ast,
% along with those parameters themselves. Each filter gets a number as well (see
% 't' below).
NumL = cell(length(Fp),length(Ap),length(Fst),length(Ast),6);
% ------ Same Thing, for more convenient extraction to file or somesuch
% Saves the length of the numerator for each permutation of Fp, Ap, Fst and Ast,
% but without those parameters.
NumL2 = [];
% Plot as we proceed. This enables color cycling by default.
figure; hold on;
t = 0;
              % total number of filters; filter number
l = 1;
             % cell index for Fp
for fp = Fp
   i = 1;
              % cell index for Ap
   for ap = Ap
              % cell index for Fst
      j = 1;
      for fst = Fst
         k = 1; % cell index for Ast
         for ast = Ast
             d = fdesign.decimator(...
               R,...
```

17 % M: differential delay in CIC combs

20 %

19 % Global Input Sampling Frequency: 125 MHz

```
'lowpass',...
                      'Fp,Fst,Ap,Ast',...
                      fp,...
                      fst,...
                      ap,...
                      ast);
                   Hd{l,i,j,k,1} = design(d,'SystemObject',true);
                   Hd\{l,i,j,k,2\} = t;
                   NumL\{l,i,j,k,1\} = fp;
                   NumL\{l,i,j,k,2\} = ap;
                   NumL\{l,i,j,k,3\} = fst;
                   NumL{l,i,j,k,4} = ast;
                   NumL\{l,i,j,k,5\} = t;
                   NumL\{l,i,j,k,6\} = length(Hd\{l,i,j,k,1\}.Numerator);
                   NumL2 = [NumL2 NumL\{l,i,j,k,6\}];
                   scatter(t,NumL{l,i,j,k,6});
                   k = k+1;
                   t = t+1;
               end
               j = j+1;
           end
           i = i+1;
       end
       l = l+1;
    end
    % hfvt = fvtool(Hd{:,:,:,:,1}, 'ShowReference', 'off', 'Fs', [Fs]);
                                Listing 11.1: Matlab Code
 2 % FILTER DESIGN ITERATIONS
 3 %
 4 % DESCRIPTION
 5 % Designs and showcases various filter chains for evaluation.
 6 %
 7 % AUTHORS:
8 % Raphael Frey, <rmfrey@alpenwasser.net>
9 %
10 % DATE:
11 % 2017-MAY-12
13
14\, % Parameter Description
15~ % R: rate decimation
16 % N: Number of CIC filter stages
```

```
21 % Desired Target Frequencies:
                                25 MHz (R =
                                                       5)
22 %
                                  5 \text{ MHz} (R = 5^2)
                                                  = 25)
23 %
                                1 MHz (R = 5^3 = 125)
200 kHz (R = 5^4 = 625)
24 %
25 %
                                100 \text{ kHz} (R = 5^4 * 2 = 1250)
26 %
                                 50 kHz (R = 5^4 * 2^2 = 2500)
2.7
28
29 % ====== FIR: Target: 25 MHz
30 %
31 % Specify a number of FIR lowpass filters for a permutation of:
32 % - Start Frequency of the pass band (upper edge)
33 % - Stop Frequency of the stop band (lower edge)
34~\% - Ripple in pass band
35~\% - Attenuation in stop band
36 %
37
38 % See also:
39 % https://ch.mathworks.com/help/signal/ref/fdesign.lowpass.html
40 % https://ch.mathworks.com/help/dsp/ref/fdesign.decimator.html
41
42
43 clear all; close all; clc;
44\, % ----- Input Sampling Frequency in Hz
45 Fs = 125e6;
46
47 % ----- Decimation Factor
48 R = 5;
49
50\, % ----- Frequency at the Start of the Pass Band; Normalized
51\, % NOTE: The smallest number in Fp must be smaller than the smallest number in
52 % Fst (see below).
53 Fp = [0.1 0.15 0.2];
54
55 % ------ Stop band frequencies ("How steep is the filter?")
56\, % NOTE: The smallest number in Fst must be larger than the largest number in
57 %
        Fp (see above).
58 	ext{ Fst} = [0.21 	ext{ } 0.22];
59
60 % ------ Ripple in Passband in dB
61 \text{ Ap} = [0.25 \ 0.5 \ 1];
62
63 % ----- Attenuation in Stop Band in dB
64 \text{ Ast} = [20 \ 40 \ 60 \ 80];
65
66 % ----- Filter Design Objects
   Hd = cell(length(Fp),length(Ap),length(Fst),length(Ast),2);
69 % ------ Lengths of Numerators for the Different Filters
70 % Saves the length of the numerator for each permutation of Fp, Ap, Fst and Ast,
71 % along with those parameters themselves. Each filter gets a number as well (see
```

```
72 % 't' below).
 73 NumL = cell(length(Fp),length(Ap),length(Fst),length(Ast),6);
 74
 75~\% ------ Same Thing, for more convenient extraction to file or somesuch
 76 % Saves the length of the numerator for each permutation of Fp, Ap, Fst and Ast,
 77 % but without those parameters.
 78 \text{ NumL2} = [];
 79
 80\, % Plot as we proceed. This enables color cycling by default.
 81 figure; hold on;
 82 t = 0;
                        % total number of filters; filter number
 83 l = 1;
                        % cell index for Fp
 84 for fp = Fp
 85
         i = 1;
                        % cell index for Ap
 86
         for ap = Ap
 87
                        % cell index for Fst
             j = 1;
 88
             for fst = Fst
                 k = 1; % cell index for Ast
 89
 90
                 for ast = Ast
                     d = fdesign.decimator(...
 91
 92
                          R,...
                          'lowpass',...
 93
 94
                          'Fp,Fst,Ap,Ast',...
 95
                          fp,...
 96
                          fst,...
 97
                          ap,...
 98
                          ast);
 99
100
                     Hd{l,i,j,k,1} = design(d,'SystemObject',true);
101
                     Hd\{l,i,j,k,2\} = t;
102
103
                      NumL\{l,i,j,k,1\} = fp;
104
                      NumL\{l,i,j,k,2\} = ap;
105
                      NumL\{l,i,j,k,3\} = fst;
106
                      NumL\{l,i,j,k,4\} = ast;
107
                     NumL\{l,i,j,k,5\} = t;
108
                     NumL\{l,i,j,k,6\} = length(Hd\{l,i,j,k,1\}.Numerator);
109
                     NumL2 = [NumL2 NumL\{l,i,j,k,6\}];
110
                      scatter(t,NumL{l,i,j,k,6});
111
                      k = k+1;
112
                      t = t+1;
113
                 end
114
                 j = j+1;
115
             end
116
             i = i+1;
117
         end
118
         l = l+1;
119 end
120 % hfvt = fvtool(Hd{:,:,:,:,1},'ShowReference','off','Fs',[Fs]);
```