Contents

1	Introduction	3
I	System Analysis	5
2	Requirements	7
	Existing Solution 3.1 Previous Work	9 9 9 9 9
II	User Guide	13
III	Developer Guide	15
5	IP Core	17
6	Linux	19
7	Tool Chain	21
IV	Implementation	23
8	Data Acquisition System8.1 FPGA8.2 Kernel Module	25 25 25

2	CONTENTS
10 Graphical Front End	29
11 Server	31
V Theoretical Background	33
12 Filters	35

Introduction

- Rationale (Why?)
- What is the general approach to solve this problem?
- What has been done so far?
- Results of previous work
- What are we going to do?
- What are the contents of this report?

Part I System Analysis

Requirements

• Detailed List of Specifications

Existing Solution

3.1 Previous Work

3.2 Red Pitaya Platform

General Info about Red Pitaya Project:

- How is the PITA project structured? (logically, license-wise, philosophically)
- Why do we care about this?
- 3.2.1 FPGA
- 3.2.2 Linux

Conclusions

Decision matrix

Part II User Guide

Part III Developer Guide

IP Core

Documentation of our FPGA Project (structure, interfaces, registers ...)

Linux

Kernel module, server

Tool Chain

Vivado, Build Box, ARM Linux, TCL, Makefiles, Libs for building server application

Part IV Implementation

Data Acquisition System

- 8.1 FPGA
- 8.2 Kernel Module

Filters

Graphical Front End

Server

Part V Theoretical Background

Filters

FIR, IIR, CIC, Half-band, ...

• downsampling: Aliasing into passband

• FIR, IIR: Pros, Cons, not much detail

• CIC, half-band: More detailled