

Figure 2-1. Intel 64 and IA-32 Architectures Instruction Format

2.1.1 Instruction Prefixes

Instruction prefixes are divided into four groups, each with a set of allowable prefix codes. For each instruction, one prefix may be used from each of four groups (Groups 1, 2, 3, 4) and be placed in any order.

- Group 1
 - Lock and repeat prefixes:
 - FOH—LOCK
 - F2H—REPNE/REPNZ (used only with string instructions; when used with the escape opcode OFH, this prefix is treated as a mandatory prefix for some SIMD instructions)
 - F3H—REP or REPE/REPZ (used only with string instructions; when used with the escape opcode OFH, this prefix is treated as an mandatory prefix for some SIMD instructions)
- Group 2
 - Segment override prefixes:
 - 2EH—CS segment override (use with any branch instruction is reserved)
 - 36H—SS segment override prefix (use with any branch instruction is reserved)

3EH—DS segment override prefix (use with any branch instruction is

- reserved)

 26H—ES segment override prefix (use with any branch instruction is
- reserved)
- reserved)

64H—FS segment override prefix (use with any branch instruction is

- 65H—GS segment override prefix (use with any branch instruction is reserved)
- Branch hints:
 - 2EH—Branch not taken (used only with Jcc instructions)
 - 3EH—Branch taken (used only with Jcc instructions)
- Group 3
 - 66H—Operand-size override prefix (when used with the escape opcode 0FH, this is treated as a mandatory prefix for some SIMD instructions)
- Group 467H—Address-size override prefix




Table 2-2. 32-Bit Addressing Forms with the ModR/M Byte

CX CX

ECX

XMM1

DL DX

EDX

MM2

XMMZ

BL BX

EBX

MM3

XMM3

AH SP

ESP

MM4

XMM4

CH BP

EBP

MM5

XMM5

DH

SI

ESI

MM6

XMM6

BH

DI

EDI

MM7

XMM7 7

AL AX

EAX

MMO

In decimal) /digit (Opcode)

XMM0

(In binary) REG =			000	001	010	011	100	101	110	111
Effective Address	Value of ModR/M Byte (in Hexadecimal)									
[EAX] [ECX] [EDX] [EBX] [][] ¹ disp32 ² [ESI] [EDI]	00	000 001 010 011 100 101 110 111	00 01 02 03 04 05 06 07	08 09 0A 0B 0C 0D 0E 0F	10 11 12 13 14 15 16 17	18 19 1A 1B 1C 1D 1E	20 21 22 23 24 25 26 27	28 29 2A 2B 2C 2D 2E 2F	30 31 32 33 34 35 36 37	38 39 3A 3B 3C 3D 3F
[EAX]+disp8 ³ [ECX]+disp8 [EDX]+disp8 [EBX]+disp8 [][]+disp8 [EBP]+disp8 [ESI]+disp8 [ESI]+disp8 [EDI]+disp8	01	000 001 010 011 100 101 110 111	40 41 42 43 44 45 46 47	48 49 4A 4B 4C 4D 4E 4F	50 51 52 53 54 55 56 57	58 59 5A 5B 5C 5D 5E 5F	60 61 62 63 64 65 66	68 69 6A 6B 6C 6D 6E 6F	70 71 72 73 74 75 76 77	78 79 7A 7B 7C 7D 7E 7F
[EAX]+disp32 [ECX]+disp32 [EDX]+disp32 [EBX]+disp32 [][]+disp32 [EBP]+disp32 [ESI]+disp32 [EDI]+disp32	10	000 001 010 011 100 101 110 111	80 81 82 83 84 85 86	88 89 8A 8B 8C 8D 8E 8F	90 91 92 93 94 95 96 97	98 99 9A 9B 9C 9D 9E 9F	A0 A1 A2 A3 A4 A5 A6 A7	A8 A9 AA AB AC AD AE AF	B0 B1 B2 B3 B4 B5 B6 B7	B8 B9 BA BB BC BD BE BF
EAX/AX/AL/MM0/XMM0 ECX/CX/CL/MM/XMM1 EDX/DX/DL/MM2/XMM2 EBX/BX/BL/MM3/XMM3 ESP/SP/AH/MM4/XMM4 EBP/BP/CH/MM5/XMM5 ESI/SI/DH/MM6/XMM6 EDI/DI/BH/MM7/XMM7	11	000 001 010 011 100 101 110 111	C0 C1 C2 C3 C4 C5 C6	C8 C9 CA CB CC CD CE CF	D0 D1 D2 D3 D4 D5 D6 D7	D8 D9 DA DB DC DD DE DF	E0 E1 E2 E3 E4 E5 E6 E7	E8 E9 EA EB EC ED EE	F0 F1 F2 F3 F4 F5 F6	F8 F9 FA FB FC FD FE FF
NOTES: 1. The [][] nomenclature means a SIB follows the ModR/M byte.										

- The disp32 nomenclature denotes a 32-bit displacement that follows the ModR/M byte (or the SIB byte if one is present) and that is added to the index.
- 3. The disp8 nomenclature denotes an 8-bit displacement that follows the ModR/M byte (or the SIB byte if one is present) and that is sign-extended and added to the index.

Table 2-3. 32-Bit Addressing Forms with the SIB Byte

EDX

2 010

02

OA

12

1A

22

2A

EBX

011

03

0B

13

1B

23

2B

ESP

100

04

OC.

14

1C

24

2C

Value of SIB Byte (in Hexadecimal)

[*]

101

05 0D

15

1D

25

2D

ESI

110

06

OF

16

1E

26

2E

EDI

111

07

0F

17

1F

27

2F

ECX

001

01

09

11

19

21

29

EAX

000

00

80

10

18

20

28

Index

000

001

010

011

100

101

Effective Address

[scaled index] + disp32

[scaled index] + disp8 + [EBP]

[scaled index] + disp32 + [EBP]

MOD bits

00

01

10

г32

[EAX]

ĪECXĪ ΪEDΧΊ

[EBX]

none [EBP]

(In decimal) Base =

Scaled Index

SS

00

(In binary) Base =

[ESI] [EDI]		110 111	30 38	31 39	32 3A	33 3B	34 3C	35 3D	36 3E	37 3F
[EAX*2] [ECX*2] [EDX*2] [EBX*2] none [EBP*2] [ESI*2] [EDI*2]	01	000 001 010 011 100 101 110 111	40 48 50 58 60 68 70 78	41 49 51 59 61 69 71	42 4A 52 5A 62 6A 72 7A	43 4B 53 5B 63 6B 73 7B	44 4C 54 5C 64 6C 74 7C	45 4D 55 5D 65 6D 75 7D	46 4E 56 5E 66 6E 76 7E	47 4F 57 5F 67 6F 77
[EAX*4] [ECX*4] [EDX*4] [EBX*4] none [EBP*4] [ESI*4] [EDI*4]	10	000 001 010 011 100 101 110 111	80 88 90 98 A0 A8 B0 B8	81 89 91 89 A1 A9 B1 B9	82 8A 92 9A A2 AA B2 BA	83 8B 93 9B A3 AB B3 BB	84 8C 94 9C A4 AC B4 BC	85 8D 95 9D A5 AD B5 BD	86 8E 96 9E A6 AE B6 BE	87 8F 97 9F A7 AF B7 BF
[EAX*8] [ECX*8] [EDX*8] [EBX*8] none [EBP*8] [ESI*8] [EDI*8]	11	000 001 010 011 100 101 110 111	CO C8 DO D8 EO E8 FO F8	C1 C9 D1 D9 E1 E9 F1	C2 CA D2 DA E2 EA F2 FA	C3 CB D3 DB E3 EB F3 FB	C4 CC D4 DC E4 EC F4 FC	C5 CD	C6 CE D6 DE E6 EE F6 FE	C7 CF D7 DF E7 EF F7
NOTES: I. The [*] nomenclature means a disp32 with no base if the MOD is 00B. Otherwise, [*] means disp8 or disp32 + [EBP]. This provides the following address modes:										




Figure 2-3. Prefix Ordering in 64-bit Mode

Field Name	Bit Position	Definition
-	7:4	0100
W	3	0 = Operand size determined by CS.D
		1 = 64 Bit Operand Size
R	2	Extension of the ModR/M reg field
Х	1	Extension of the SIB index field
В	0	Extension of the ModR/M r/m field, SIB base field, or Opcode reg field




Figure 2-4. Memory Addressing Without an SIB Byte; REX.X Not Used





Figure 2-5. Register-Register Addressing (No Memory Operand); REX.X Not Used






Figure 2-7. Register Operand Coded in Opcode Byte; REX.X & REX.R Not Used