Question1)

Adder.v has been designed.And fsm designed for Control.v but can not designed Multiplier.v and Control.v.

0.	0	1	6109=0		0		Count 1:	36		
1	5) 1	-	1	Shift)-		4			
	~	001		1				con	: 32	
	1		Prod=1	Add	7		(6	10	Peret = 0	
		1		311			1	0	PEX	
Reset = 1										
Zaputs							1 0	teuts		
52	51	50	1	Prod	Caust	level	N2	NA	No.	
	0		0	×	1×	×	5			Nz: 52, 51, So + So Si So Cont + Sr. S
	1				1			0	2	N1 = S2. 51.50. Prod'+ S2.51. Sp. Prod+S2 5
0	0	0	1	×	X	X	0	0	0	No = 52 51 . So'. I + 52 51 . S. Read+5251-
0	0	1	X	0	X	1	0	0	0	+ 525 i So Count + 52 51'So Reset
0	0	1	X	1	X	X	0	1	3	72773 (367)
0	1	0	×	X	X	X	10	0	0	No 3 co do co co
0	1	1	X	χ	X	X	01	0	0	0'6' 0 0 1 1 N1= 0'C
-	0	0	X	Y	10	X	0	0	3)	06 0 0 0 0
1	0		V	Y	1	X	1	0	7)	01 - 0 0 0
		0			1		1	0	3	No : S & S S > (Count + Count + Rose +)
H	0	1	YX	X	X	0	0	5		No 2 52 51 50 + 52'. 51. 5. 2+ 51 51. 50
1	0	1	X	X	X		0	01	0	

N2 = S2'S1S0'+S2S1'S0'Count+S2S1'S0Reset'

N1 = S2'S1'S0Prod'+S2'S1'S0Prod+S2'S1S0

N0 = S2S1'S0+S2'S1'S0'I+S2'S1'S0Prod

Question 2)

1)Designed 32 bit adder and test.

2)Designed 32 bit and with test.

3)Designed 32 bit nor and test

```
ModelSim> vsim -voptargs=+acc work.nor_test
# vsim -voptargs=+acc work.nor_test
# Loading work.nor_test
# Loading work.nor_32bit
/SIM 5> step
/SIM 6> run
# Input1=0000000011000100010000100000001= 25757825
# Input2=0000000101000001010010010000111 = 21054599
# Sum=111111100011011011011011111000 =4264997752
#
```

4)Designed 32 bit or and test.

5)Designed 32 bit slt and test.

6)Designed 32bit substractor with adder and test.

7)Designed 32 bit xor and test.