Esclet Do for R-Type (ADD, ADC, ADZ, ADZ) MOU, NOC) DAI-Selet - O - ADD Not Defined ADC LAT. ADZ ADL ADI. (i)NDU NAC NDZ. LW. SW ND (Not Deforal) (2) A2-select \_ 0 - ADD ADI ADC IHI ADZ ADL LW NOU NDC NDZ 1 -> SW Reg-worle-enable-to ALU olp from 10 Decoder. Groce to ALV controller and gets redefined based on conditional

I for all instr working to Rogister

instructions.

Scanned with CamScanner

g- Work - enable-out- from-ALU. Redefined Regworke Enable based on anditional Zero-write-en y Defined from ALV-controller ALU-control (6) 00-> Add O1 -> NAND 10 > NOP (7) ALU-SR(-B-Schul-00-> RED2 01 -> 1mm 6 10 -> Imm 6 sll 1 (ADL) Mem Read Membrite Select Signal for value to be written to Registro . Reg Data School 00 -> ALV\_OUT 01 -> MCALVOUT] 10 -> (1R(8:0) -> (57) (For LHI). Rog\_Det\_Select Schools the Destination based on Instrn. 10. 01 000 ADD: 1RU1:9) IR(8:6) IR (5:3) ADC. ADT. LHI. ADZ LW. ADL (11:9) NDU NDC undefind Sw

NDZ.