

~~select~~  $\rightarrow 0$  for R-Type (ADD, ADC, ADZ, ADL, ~~ADI~~, NDU, NDC)

① A1-select  $\rightarrow 0 \rightarrow$  ADD      Not Defined  
 ADC  
 ADZ  
 ADL  
 ADI  
 NDU  
 NDC  
 NDZ  


---

 1  $\rightarrow$  LW  
 SW

①

② A2-select  $\rightarrow 0 \rightarrow$  ADD      ND (Not Defined)  
 ADC      ADI  
 ADZ      LHI  
 ADL      LW  
 NDU  
 NDC  
 NDZ  


---

 1  $\rightarrow$  SW

③ Reg-write-enable - to ALU

0/p from ID Decoder. Goes to ALU controller and gets redefined based on conditional instructions.

1 for all instr<sup>n</sup> writing to Register

g- write - enable - out - from - ALU.

Redefined RegWrite Enable based on Conditional Instr<sup>n</sup>.

(5) zero-write-en } Defined from ALU-controller  
Carry-write-en }

(6) ALU-control

(2)

00 → Add

01 → NAND

10 → NOP

(7) ALU-SRC-B-Select-

00 → R<sub>E</sub>. D2

01 → Imm 6

10 → Imm 6 sll 4 (AOL)

(8)

MemRead

MemWrite

(9)

Reg Data Select

Select Signal for value to be written to Register

00 → ALU-out

01 → M[ALUOUT]

10 → (IR(8:0) → LSF) (for LHI).

(3).

(10) - Reg - Dst - Select  
Selects the Destination based on Instr<sup>n</sup>.

00 →	ADD :	01	1 0 .
IR(5:3)	ADC .	IR(8:6)	IR(11:9)
	ADZ .	ADI .	LHI .
	ADL		LW .
	NDU		(11:9)
	ND C		Undefined
	NDZ .		SW .